
MCDONNELL DOUGLAS ASTRONAUTICS CO ST LOUIS MO F/G 9/2
RELIABILITY EVALUATION AND ELECTRICAL CHARACTERIZATION OF MEMOR--ETC(U)
SEP 79 A T SASAKI F30602-77-C-0003 AD-A079 627 F30602-77-C-0003 UNCLASSIFIED RADC-TR-79-193 NL 1 OF 3 AD A 079627

September 1979
CO RELIABILI
ELECTRIC
OF MEM
McDonnell-Dou





RELIABILITY EVALUATION AND ELECTRICAL CHARACTERIZATION OF MEMORIES

McDonnell-Douglas Astronautics Company

A. T. Sasaki

APPROVED FOR PUBLIC RELEASE; DISTRIBUTION UNLIMITED

DDC DEGERALE JAN 18 1980 NGGGGUGG

ROME AIR DEVELOPMENT CENTER
Air Force Systems Command
Griffiss Air Force Base, New York 13441

This report has been reviewed by the RADC Information Office (OI) and is releasable to the National Technical Information Service (NTIS). At NTIS it will be releasable to the general public, including foreign nations.

RADC-TR-79-193 has been reviewed and is approved for publication.

APPROVED:

Jane J. Dobson

JAMES J. DOBSON Project Engineer

APPROVED:

David C. Like

DAVID C. LUKE, Lt Col, USAF Chief, Reliability and Compatibility Division

FOR THE COMMANDER: John & Huss

JOHN P. HUSS Acting Chief, Plans Office

If your address has changed or if you wish to be removed from the RADC mailing list, or if the addressee is no longer employed by your organization, please notify RADC (RBRM), Griffiss AFB NY 13441. This will assist us in maintaining a current mailing list.

Do not return this copy. Retain or destroy.

UNCLASSIFIED

SECURITY CLASSIFICATION OF THIS PAGE (When Date Entered) READ INSTRUCTIONS BEFORE COMPLETING FORM REPORT DOCUMENTATION PAGE 2. GOVT ACCESSION NO. 3. RECIPIENT'S CATALOG NUMBER RADC-TR-79-193 RELIABILITY EVALUATION AND ELECTRICAL Final Technical Report CHARACTERIZATION OF MEMORIES November 76- October 1078 N/A A. T./Sasaki F30602-77-C-0003 PERFORMING ORGANIZATION NAME AND ADDRESS McDonnell-Douglas Astronautics Company 62702F P.O. Box 516 23380102 St Louis MO 63166 1. CONTROLLING OFFICE NAME AND ADDRESS Rome Air Development Center (RBRM) September 1979 Griffiss AFB NY 13441 14. MONITORING AGENCY NAME A ADDRESS(if different from Controlling Office) 15. SECURITY CLASS. (of this report) UNCLASSIFIED 15a. DECLASSIFICATION/DOWNGRADING N/A 16. DISTRIBUTION STATEMENT (of this Report) Approved for public release; distribution unlimited. 17. DISTRIBUTION STATEMENT (of the abstract entered in Block 20, if different from Report) Same 18. SUPPLEMENTARY NOTES RADC Project Engineer: James J. Dobson (RBRM) 19. KEY WORDS (Continue on reverse side if necessary and identify by block number) Semiconductor Memories Pattern Sensitivity RAM 20. ABSTRACT (Continue on reverse side if necessary and identify by block number) The objective of this effort was to electrically characterize the performance of semiconductor memories implemented with different technologies and design configurations. Special emphasis was to be placed on evaluating the effectiveness of different N^2 , $N^{3/2}$ and N type pattern tests to determine whether N and N3/2 type patterns could be substituted for N^2 patterns. The results of these tests were to be incorporated into existing and proposed MIL-M-38510 specifications. The five memory types selected for characterization included: a) TMS4050 a 4K x 1 dynamic NMOS RAM, b) 93481, a 4K x 1 dynamic I 2L RAM, (Cont'd) DD 1 JAN 73 1473 UNCLASSIFIED

SECURITY CLASSIFICATION OF THIS PAGE(When Data Entered)

Item 20 (Cont'd)

c) AM9140, a 4K x 1 static NMOS RAM, d) MWS5501/CDP1821, 1K x 1 static CMOS/SOS RAMS, and e) CCD450, a 1K x 9 dynamic CCD shift register. These memories were characterized as a function of temperature, voltage and pattern sensitivity.

The results indicated that there were no new technology (CMOS/SOS and $\rm I^2L$) related characteristics that would limit the performance of these memories. The CMOS/SOS memory was the only device to exhibit a pattern sensitivity but this is not believed to be related to the CMOS/SOS technology.

All of the static memories (NMOS and CMOS) were capable of operating over the full military temperature range (-55° C to 125° C). None of the dynamic memories (NMOS, I L and CCD) were capable of operating over the full military temperature range.

An analysis of pattern effectiveness suggested that N type patterns could be used in lieu of N^2 patterns for RAM electrical characterization. Except for the CMOS/SOS RAM which exhibited sensitivity to an $_2N^2$ (Walking) pattern, little difference was observed between the N and N^2 functional test results.

PREFACE

The work described in this report was performed by the Parts Evaluation Laboratory section of the McDonnell Douglas Astronautics Company - St. Louis Engineering Reliability Department during the period between November 1976 and October 1978. The work was performed for the USAF Rome Air Development Center under contract Number F30602-77-C-0003. Mr. James Dobson of the RADC Solid State Applications Group provided technical direction. In addition to the many MDAC-St. Louis personnel who contributed to the program, special thanks are extended to Mr. Randy Koenig for his assistance in software development and electrical testing and to Messrs. Ron Mackin and Gordon Johnson for their many contributions to the overall test program.

NTIS DDC	GRA&1		1
Unanz	lounced		-
Justi	ficati	on	
By		Cons.	
-	irutic:	- /	
	abilit	And the same of the same of	
	Avail		
ist.	spec		
/\	-	1	

TABLE OF CONTENTS

PARAGRAPH		PAGE
1.0	INTRODUCTION	1
3.0		. 2
4.0	APPROACH	4
4.1	DC PARAMETERS	6
4.2		9
4.3	NOISE MARGINS	9
4.4	OUTPUT LOADING	9
4.5	FUNCTIONAL TESTS	9
4.5.1	DEVICE TECHNOLOGY REVIEW	11
4.5.2	FUNCTIONAL BLOCK DIAGRAM REVIEW	12
4.5.3	CCD SHIFT REGISTER BLOCK DIAGRAM REVIEW	17
4.5.4	LOGIC ORGANIZATION/SCHEMATIC REVIEW	18
4.5.5	CHIP TOPOLOGY REVIEW	18
4.6	TIMING PARAMETERS	18
4.7		21
5.0	REFRESH TESTS	23
5.1	OPERATING TEMPERATURE EXTREMES	23
5.1.1	TMS40502NMOS DYNAMIC RAM	23
5.1.2	93481 I ² L DYNAMIC RAM	25
5.1.3		28
	AM9140 NMOS STATIC RAM	28
5.1.4 5.1.5	CCD450 DYNAMIC SHIFT REGISTER	28
5.2	WORST CASE VOLTAGE LEVELS	34
5.3		38
	TIMING TEST PATTERNS	41
6.0 6.1	TMS4050 TEST RESULTS	41
	DC PARAMETERS	41
6.1.1	FUNCTIONAL TESTS	44
6.1.2	TIMING PARAMETERS	44
6.1.3	THRESHOLD TESTS	49
6.1.4		49
6.1.5	REFRESH TESTS	52
6.2	DC PARAMETERS	52
6.2.1	FUNCTIONAL TESTS	52
6.2.2 6.2.3	TIMING PARAMETERS	52
	THRESHOLD TESTS	58
6.2.4	DEFECUL TESTS	58
6.2.5	AM9140 TEST RESULTS	61
6.3		61
6.3.1	DC PARAMETERS	61
6.3.2		61
6.3.3	TIMING PARAMETERS	61
6.3.4	MWS5501 TEST RESULTS	68
6.4		68
6.4.1	DC PARAMETERS	68
6.4.2		68
6.4.3	TIMING PARAMETERS	00

TABLE OF CONTENTS

PARAGRAPH	PAGE
6.4.4	THRESHOLD TESTS
6.5	CDP1821 TEST RESULTS
6.6	CCD450 TEST RESULTS 82
7.0	BURN-IN/LIFE TEST CIRCUIT EVALUATIONS 86
8.0	INPUT PROTECTION NETWORK EVALUATION 90
9.0	ANALYSIS OF CHARACTERIZATION TEST RESULTS 100
9.1	POWER DISSIPATION 100
9.2	NOISE MARGINS 10
9.3	DC PARAMETER TESTS 10
9.4	FUNCTIONAL TEST EFFECTIVENESS 10
9.5	TIMING PARAMETERS
10.0	MEMORY CHARACTERIZATION PHILOSOPHY 110
11.0	CONCLUSIONS AND RECOMMENDATIONS
12.0	REFERENCES
	APPENDIX A - P/N TMS4050 4096 BIT DYNAMIC
	RANDOM ACCESS MEMORY A
	APPENDIX B - P/N AM9140 4096 BIT STATIC
	RANDOM ACCESS MEMORY
	APPENDIX C - P/N MWS5501 1024 BIT STATIC
	RANDOM ACCESS MEMORY
	APPENDIX D - P/N 93481 4096 BIT DYNAMIC
	RANDOM ACCESS MEMORY D
	APPENDIX E - P/N CCD450 9216 BIT DYNAMIC
	SHIFT REGISTER MEMORY E
	APPENDIX F - MEMORY TYPES HISTOGRAMS AND
	SHMOOS F

LIST OF PAGES

i through x
1 through 118
Al through A14
Bl through B14
Cl through C15
Dl through D13
El through E12
Fl through F28

LIST OF FIGURES

FIGURE NUMBER	TITLE	PAGE
4-1	Memory Device Output Load Circuits	10
5-1	Texas Instruments TMS4050 Refresh Time Shmoos Showing High Tempertature Limitation	24
5-2	Fairchild 93481 Refresh Time Shmoos Showing High Temperature Limitation	26
5-3	Fairchild 93481 Refresh Time Shmoos Showing Low Temperature Limitation	27
5-4	Advanced Micro Devices AM9140 Access Time Shmoos Showing Operating Temperture Extremes	29
5-5	RCA MWS5501 Access Time Shmoos Showing High Temperature Limitation	30
5-6	RCA CDP1821 Access Time Shmoos Showing High Temp- erature Operation	31
5-7	RCA CDP1821 Shmoo Plot for 5 Volt Device Operation	32
5-8	Fairchild CCD450 Access Time Shmoos Showing Pattern Sensitivity at High Temperature	33
6-1	Texas Instruments TMS4050 Waveforms Showing Standby Current Settling Time	43
7-1	RCA MWS5501 Static Burn-in Circuit Evaluation	89
7-2	Texas Instruments TMS4050 Static Burn-in Circuit Evaluation	90
7-3	Advanced Micro Devices AM9140 Static Burn-in Circuit Evaluation	91
7-4	Fairchild 93481 Static Burn-in Circuit Evaluation	92
7-5	RCA MWS5501 72 Hour Burn-in/Life Test Circuit Verification	93
7-6	Advanced Micro Devices AM9140 72 Hour Burn-in/Life Test Circuit Verification	94
7-7	Fairchild 93481 72 Hour Burn-in/Life Test Circuit Verification	95

LIST OF FIGURES

FIGURE NUMBER	TITLE	PAGE
8-1	Input Protection Networks	97
8-2	High Voltage Zap Test Circuit	100
8-3	High Voltage Zap Test Discharge Voltage	101
9-1	Texas Instruments TMS4050 Average Address Access Time and Average Refresh Time Versus Ambient Temperature	112
9-2	Fairchild 93481 Average Column Address Access Time and Average Refresh Time Versus Ambient Temperature	113
9-3	Advanced Micro Devices AM9140 Average Chip Enable Access Time Versus Ambient Temperature	114
9-4	RCA MWS5501 Average Read Access Time Versus Ambient Temperature	115

LIST OF TABLES

TABLE NUMBER	<u>TITLE</u>	PAGE
2-1	Memory Types	3
4-1	Worst Case DC Test Conditions	7
4-2	Pattern Selection Based on Functional Blocks	13
4-3	Comparison of Timing Parameters Selected	20
5-1	Texas Instruments TMS4050 Typical Address Access Times	35
5-2	Fairchild 93481 Typical Column Address Times	35
5-3	Advanced Micro Devices AM9140 Typical Chip Enable Access Times	36
5-4	RCA MWS5501 Typical Read Access Times	36
5-5	RCA CDP1821 Typical Read Access Times	37
5-6	Fairchild CCD450 Typical Read Access Times	37
5-7	Patterns Used for Timing Tests	40
6-1	Texas Instruments TMS4050 Electrical Character- ization - DC Tests	42
6-2	Texas Instruments TMS4050 Electrical Character- izaton - Functional Tests	45
6-3	Texas Instruments TMS4050 Pattern Effectiveness	46
6-4	Texas Instruments TMS4050 Electrical Character- ization - Dynamic Timing Tests	47
6-5	Texas Instruments TMS4050 Dynamic Timing Effectiveness	48
6-6	Texas Instruments TMS4050 Electrical Character- ization - Threshold Tests	50
6-7	Texas Instruments TMS4050 Electrical Character- ization - Refresh Tests	51
6-8	Fairchild 93481 Electrical Characterization - DC Tests	53

LIST OF TABLES

TABLE NUMBER	TITLE	PAGE
6-9	Fairchild 93481 Electrical Characterization - Functional Tests	54
6-10	Fairchild 93481 Pattern Effectiveness	55
6-11	Fairchild 93481 Electrical Characterization - Dynamic Timing Tests	56
6-12	Fairchild 93481 Dynamic Timing Effectiveness	57
6-13	Fairchild 93481 Electrical Characterization - Threshold Tests	59
6-14	Fairchild 93481 Electrical Characterization - Refresh Tests	60
6-15	Advanced Micro Devices AM9140 Electrical Characterization - DC Tests	. 62
6-16	Advanced Micro Devices AM9140 Electrical Characterization - Functional Tests	63
6-17	Advanced Micro Devices AM9140 Pattern Effectiveness	64
6-18	Advanced Micro Devices AM9140 Electrical Characterization - Dynamic Timing Tests	65
6-19	Advanced Micro Devices AM9140 Dynamic Timing Effectiveness	66
6-20	Advanced Micro Devices AM9140 Electrical Character- ization - Threshold Tests	67
6-21	RCA MWS5501 Electrical Characterization - DC Tests	69
6-22	RCA MWS5501 Electrical Characterization - Functional Tests	70
6-23	RCA MWS5501 Pattern Effectiveness	71
6-24	RCA MWS5501 Electrical Characterization - Dynamic Timing Tests	72
6-25	RCA MWS5501 Dynamic Timing Effectiveness	74
6-26	RCA MWS5501 Electrical Characterization - Threshold Tests	75

LIST OF TABLES

TABLE NUMBER	TITLE	PAGE
6-27	RCA CDP1821 Electrical Characterization - DC Tests	77
6-28	RCA CDP1821 Electrical Characterization - Functional Tests	78
6-29	RCA CDP1821 Pattern Effectiveness	79
6-30	RCA CDP1821 Electrical Characterization - Dynamic Timing Tests	80
6-31	RCA CDP1821 Dynamic Timing Effectiveness	81
6-32	Fairchild CCD450 Electrical Characterization - DC Tests	83
6-33	Fairchild CCD450 Electrical Characterization - Functional Tests	84
6-34	Fairchild CCD450 Electrical Characterization - Dynamic Timing Tests	85
7-1	Summary of Selected Burn-in/Life Test Circuits	88
8-1	Summary of Zap Test Conditions	98
9-1	Memory Device Power Dissipation	103
9-2	Typical and Worst Case Noise Margins	105
9-3	Pattern Effectiveness Summary	108
9-4	Pattern That Resulted in Worst Case Timing	109

EVALUATION

The objective of this study was to establish effective reliability procedures for testing, qualifying and screening microcircuit Random Access Memories (RAMs). The study covered the performance of memories implemented with different technologies and design configurations. Special emphasis was placed on evaluating the effectiveness of various existing pattern tests, and how they can be used most effectively with each device. The purpose was to determine the optimum number and order of tests that should be done to minimize the testing required to detect pattern sensitivity.

The results of the study and discussions with the vendors were used to determine screening, testing and temperature requirements for the various RAMs. The study is considered successful in meeting the initial objectives established at the beginning of the program.

The major significance of the study is that it provides a background of technical understanding in the screening and testing of RAMs. The contractor has prepared detail specifications for MIL-M-38510, General Specification for Microcircuits, for all but two of the devices studied, using the results of the study. The study verified that the CCD450 and I2L 93481 would operate only over their specified commercial range of temperature and that no military specification for these devices should be prepared.

JAMES J. DOBSON

Project Engineer

1.0 INTRODUCTION

Complex semiconductor memory devices with storage capacities up to 4,096 bits are currently being used in Air Force systems, and memory sizes in excess of 64K bits are expected to be used in the near future. These complex devices are fabricated with a variety of different semiconductor technologies, design configurations, and test methods, all of which could introduce or conceal reliability problems. Complete electrical characterization is an essential step in assessing the reliability of these new and highly complex devices. Unfortunately, test times associated with the standard N² bit integrity tests (Galpat and Walking patterns) are excessive for memory sizes larger than 4K bits. More efficient test patterns are needed, and/or a different test philosophy is required.

The primary objective of the work described in this report was to electrically characterize the performance of complex memories implemented with different technologies and design configurations. Special emphasis was to be placed on evaluating the effectiveness of different N^2 , $N^{3/2}$ and N type pattern tests to determine if N and $N^{3/2}$ type patterns could be substituted for N^2 patterns. Secondary objectives of the work were to formulate effective burn-in circuits for the memories and to evaluate input transient protection networks. The results of all the tests and evaluations were then to be incorporated into proposed MIL-M-38510 specifications.

2.0 MEMORY TYPES

Five different memory types were selected for characterization. These included: a) two 4096 x 1 bit dynamic random access memories, the TMS4050 which is implemented with NMOS technology, and the 93481 which is implemented with integrated injection logic (I²L); b) one NMOS 4096 x 1 bit static RAM (AM9140); c) one CMOS/SOS 1024 x 1 bit static RAM (MWS5501/CDP1821); and d) one charge coupled 9K bit dynamic shift register (CCD450). Initially, it was hoped that the selected memories could be obtained from multiple sources. However, with one exception, devices were only available from single sources at the time characterization testing was being performed. The TMS4050 was available from several sources, but only Texas Instruments expressed an interest in supplying parts to the MIL-M-38510/235 specification. Specific manufacturers, part numbers and physical descriptions of the memories included in the program are shown in Table 2-1. Additional details of the physical and electrical characteristics of each memory type are contained in Appendices A through E.

Twenty-five devices of each memory type were obtained for electrical characterization, burn-in circuit evaluation, and transient protection network tests. A minimum of twenty of each memory type were allocated for electrical characterization. Three memories of each type were allocated for burn-in circuit evaluations, and two of each type were allocated for transient protection network tests. With the exception of the Advanced Micro Devices' (AMD) 4K static RAM (AM9140), all memories were initially obtained as commercial temperature range devices. The AMD AM9140 devices were obtained through RADC, and had been previously screened to the -55°C and 125°C electrical tests contained in the proposed MIL-M-38510/237 specification. None of the other memory types were initially available from manufacturers as full military temperature range (-55°C to 125°C) parts. However, the CDP1821, which is the microprocessor family designation for the MWS5501 CMOS/SOS static RAM, was obtained as a full military temperature range part subsequent to the MWS5501 characterization tests.

TABLE 2-1. MEMORY TYPES

			No.				
CCD450	9Kx1 CCD DYNAMIC SHIFT REGISTER	FAIRCHILD	18 PIN CERAMIC DIP	GOLD PLATED KOVAR GOLD	EPOXY ALUMINUM MECHANICAL	GOLD BALL ULTRASONIC	1 TRANSISTOR CELL
93481	4Kx1 I ² L DYNAMIC RAM	FAIRCHILD	16 PIN CERAMIC DIP	GOLD PLATED KOVAR	EPOXY ALUMI NUM MECHANI CAL	ALUMINUM ULTRASONIC ULTRASONIC	2 TRANSISTOR, CELI. WITH STORAGE CAPACITOR
MWS 5 5 0 1 CDP 1 8 2 1	1Kx1 CMOS/SOS STATIC RAM	RÇA	16 PIN CERAMIC DIP	GOLD PLATED KOVAR GOLD	EPOXY ALUMI NUM MECHANI CAL	ALUMI NUM ULTRASONIC ULTRASONIC	6 TRANSISTOR CELL
AM9140 DH9445 MIL-M-38510/237	4Kxl NMOS STATIC RAM	ADVANCED MICRO DEVICES	22 PIN CERAMIC DIP	GOLD PLATED KOVAR GOLD	GOLD/SILICON EUTECTIC ALUMINUM MECHANICAL	ALUMINUM ULTRASONIC ULTRASONIC	6 TRANSISTOR CELL
TMS4050 MIL-M-38510/235	4K×1 NMOS DYNAMIC RAM 4K×1 NMOS STATIC RAM	TEXAS INSTRUMENTS	18 PIN CERAMIC DIP	SOLDER DIP GOLD	GOLD EUTECTIC ALUMINUM MECHANICAL	GOLD BALL ULTRASONIC	I TRANSISTOR CELL WITH STORAGE CAPACITOR
PART NUMBER	DESCRIPTION	MANUFACTURER	PACKAGE TYPE	LEAD MATERIALS EXTERNAL FRAME	DIE ATTACH METALLIZATION SCRIBE	WIRE BONDS MATERIAL CHIP FRAME	MEMORY CELL

3.0 APPROACH

Subsequent to the selection of memory types, a detailed study of individual memory characteristics was performed. This included a review of manufacturer provided functional block diagrams, logic organizations and bit maps. In some cases, manufacturers could/would not supply logic diagrams or other technical information, and the necessary information was derived from studies of the chip topology. A limited review of current literature was also performed to determine prevalent memory failure modes and electrical test problems. The results of these studies were used to establish the parameters, patterns and test conditions for preliminary electrical characterization tests. These preliminary tests were performed with two of each memory type, and were intended to provide upper and lower temperature limits, worst case supply voltage conditions, and most sensitive patterns for subsequent tests of an additional eighteen devices. Since most memory types were procured as commercial temperature range devices, it was of interest to determine performance characteristics outside of the manufacturer's specified operating temperature range. If memory performance is only slightly degraded at the -55°C and 125°C temperature limits, then characterization testing could be conducted at these temperature extremes, and full military temperature range specifications could be based on the test results. However, if the memory is not functional, or performance is degraded to the point where the part is no longer attractive for system applications, the characterization testing and specification must be accomplished at reduced temperature extremes. In some cases, only a percentage of the parts will be nonfunctional at -55°C or 125°C. Thus, judgment must be used in selecting temperature extremes, since this decision will affect the manufacturer's yield and user's cost. Maximum/minimum operating voltages, loads and combinations of these with temperature are also factors to be considered for subsequent characterization and specification.

The selection of pattern tests is critical for RAM characterization testing and specification, since the patterns generally recognized as being the most effective in detecting bit integrity and timing problems are time consuming N^2 type tests. During the initial studies of memory functional

blocks, logic organizations and chip topology, attempts were made to identify $N^{3/2}$ and N type patterns that would check for specific memory defects that were also checked by N^2 patterns. The selected N^2 , $N^{3/2}$, and N type patterns were then used in all subsequent functional testing and shmoo plot evaluations. Two critical system application timing parameters (access time and write pulse width) were also selected for measurement while running each pattern. Other timing parameters were measured while running the patterns that resulted in the worst case values of access time and write pulse width.

Following the complete electrical characterization of a memory type, burn-in circuits suitable for 125°C burn-in and life testing were formulated. Both static (dc) and dynamic circuits were evaluated at ambient temperatures between 25°C and 125°C. Based on these evaluations, specific circuits were selected as MIL-M-38510 burn-circuits. Three devices were then operated in the selected circuit for 72 hours at 125°C to verify circuit suitability. A satisfactory static bias circuit was one that: a) provided maximum rated operating device voltage, b) resulted in reasonable operating currents at 125°C, and c) provided voltage stresses that would accelerate most known failure mechanisms. Generally, it is desirable to reverse bias pn junctions in bipolar devices, and provide both positive and negative polarity stresses across gate oxides in MOS devices. These conditions are usually satisfied in complex devices with most biasing configurations. A satisfactory dynamic bias circuit was one that: a) operated the memory at maximum rated operating voltage, b) maintained reasonable current levels, and c) operated the memory in a manner approximating system usage.

The final step of the memory evaluations was a test of input transient protection networks. An input pin of two of each memory type was subjected to a voltage pulse simulating a static discharge pulse (zap test). Examinations of input leakage current values prior to and following the zap test provided an indication of device damage.

4.0 INITIAL STUDY RESULTS

Two categories of memory types were included in the program, those with existing or proposed MIL-M-38510 specifications, and those with no MIL-M-38510 specification. Thus, the extent of the initial studies varied depending on the availability of a military specification. In general, if a military specification were available, sufficient studies were performed to verify the suitability and adequacy of tests contained in the specification. Additional tests were identified for characterization testing only if the MIL-M-38510 specification was clearly deficient, or if additional tests were necessary to evaluate the effectiveness of a less time consuming pattern test. Test parameters and test conditions for memories with no military specification were patterned after those contained in MIL-M-38510 specifications for devices manufactured with the same or similar technologies. In general, this was only helpful for dc parameters and loading conditions. The selections of pattern tests, timing parameters, and related voltage conditions were based on studies of current literature, manufacturer's functional diagrams, bit maps, and chip topologies. Included in the following paragraphs are discussions of the rationale employed for selection of tests and conditions related to: a) dc parameters, b) noise margins, c) quiescent power dissipation, d) bit integrity tests, e) timing parameters including refresh requirements for dynamic RAMs, and f) output loading conditions.

4.1 DC PARAMETERS

DC parameters considered for characterization included: a) input leakage currents, b) output leakage currents, c) power supply currents, d) input clamp voltages, and e) output voltages. For electrical characterization and specification it is sufficient to establish the voltage and current conditions that will yield worst case values of the parameter under test. A summary of the conditions established for dc testing is shown in Table 4-1.

MOS/CMOS input currents with both high and low level voltage inputs are primarily leakage currents, and the worst case conditions to produce maximum leakage currents are maximum supply voltage and either maximum input voltage

TABLE 4-1. WORST CASE DC TEST CONDITIONS

PARAMETER	SYMBOL	TEST CONDITIONS
HIGH LEVEL INPUT CURRENT	IH	V _{CC} IS AT MAXIMUM OPERATING SUPPLY VOLTAGE INPUTS NOT UNDER TEST ARE GROUNDED V _{INPUT} UNDER TEST IS AT MAXIMUM INPUT VOLTAGE
		EACH INPUT IS TESTED SEPARATELY
LOW LEVEL INPUT CURRENT	IIL	V _{CC} IS AT MAXIMUM OPERATING SUPPLY VOLTAGE INPUTS NOT UNDER TEST ARE AT MAXIMUM INPUT VOLTAGE V _{INPUT} UNDER TEST IS AT MINIMUM INPUT VOLTAGE
		EACH INPUT IS TESTED SEPARATELY
HIGH IMPEDANCE STATE, HIGH LEVEL OUTPUT CURRENT	I _{OHZ} .	V _{CC} IS AT MAXIMUM OPERATING SUPPLY VOLTAGE V _{INPUTS} ARE AT MINIMUM INPUT VOLTAGES V _{OUTPUTS} ARE AT MAXIMUM OUTPUT VOLTAGES
		CHIP IS NOT ENABLED EACH OUTPUT IS TESTED SEPARATELY
HIGH IMPEDANCE STATE, LOW LEVEL OUTPUT CURRENT	I _{OLZ}	V _{CC} IS AT MAXIMUM OPERATING SUPPLY VOLTAGE V _{INPUTS} ARE AT MINIMUM INPUT VOLTAGES V _{OUTPUTS} ARE AT MINIMUM OUTPUT VOLTAGES CHIP IS NOT ENABLED EACH OUTPUT IS TESTED SEPARATELY
SUPPLY CURRENT FROM V _{CC} SUPPLY	1 _{CC}	V _{CC} IS AT MAXIMUM OPERATING SUPPLY VOLTAGE VINPUTS ARE AT MINIMUM INPUT VOLTAGES VOUTPUTS ARE AT MINIMUM OUTPUT VOLTAGES V _{CC} SUPPLY IS TESTED. SPECIAL CONDITIONS, E.G., CHIP DESELECTED AND POWER DOWN MODE
INPUT CLAMP VOLTAGE, POSITIVE	V _{IC(POS)}	V _{CC} IS GROUNDED AND V _{SS} IS OPEN INPUTS ARE OPEN INPUT UNDER TEST SINKS DESIRED CURRENT EACH INPUT IS TESTED SEPARATELY
INPUT CLAMP VOLTAGE, NEGATIVE	VIC(NEG)	V _{CC} IS OPEN AND V _{SS} IS GROUNDED INPUTS ARE OPEN INPUT UNDER TEST SOURCES DESIRED CURRENT EACH INPUT IS TESTED SEPARATELY
HIGH LEVEL OUTPUT VOLTAGE	v _{он}	V _{CC} IS AT MINIMUM OPERATING SUPPLY VOLTAGE V _{INPUTS} ARE AT NECESSARY VOLTAGE LEVELS AND TIMING TO WRITE DATA AND READ DATA OUTPUTS UNDER TEST SOURCE DESIRED CURRENT ALL OUTPUTS ARE TESTED SIMULTANEOUSLY
LOW LEVEL OUTPUT VOLTAGE	V _{OL}	V _{CC} IS AT MINIMUM OPERATING SUPPLY VOLTAGE VINPUTS ARE AT NECESSARY VOLTAGE LEVELS AND TIMING TO WRITE DATA AND READ DATA OUTPUTS UNDER TEST SINK DESIRED CURRENT

(high-level input current) or minimum input voltage (low-level input current). The same conditions are required for maximum I^2L/TTL input currents. However, the low-level input current is the input-stage emitter current, rather than a leakage current. Input leakage currents should be measured at each input pin with all other input pins connected to ground during high-level input current measurements, and to the supply voltage during low-level input current measurements.

Output leakage currents are generally only of importance for the high "Z" state of devices with tri-state outputs. Worst case conditions for high "Z" output leakages are similar to the conditions established for input leakages (maximum supply voltage and maximum or minimum output voltages).

Power supply currents are measured to assure maximum power dissipation limits are not exceeded. Application of the maximum power supply voltage will result in maximum current and power dissipation.

Tests to determine the presence of input clamp diodes require forcing a suitable current at the input pin and measuring a voltage. Network verification tests are normally not performed when the primary protection element is a field turn-on MOS transistor since proper transistor action cannot be verified via external tests. The field turn-on transistor can be verified by inducing a positive transient of several hundred volts at the device input and successfully completing the input leakage test. The TMS4050 and AM9140 NMOS memories both incorporate field turn-on transistors and the manufacturers recommended incorporating a high voltage transient test only on a sampling basis since this test is destructive. Thus, clamp diode verification tests were only used in this program for the CMOS/SOS and ${\rm I}^2{\rm L}$ memories.

Output high and low voltage measurements are performed, in conjunction with input threshold measurements, to determine/verify noise margins. Minimum high level (logic "l") noise margins occur when output high voltages are minimum. Minimum low level (logic "O") noise margins occur when output low voltages are maximum. These conditions of worst case output voltage result when the supply voltage is minimum and the output loading is maximum.

4.2 NOISE MARGINS

Noise margins are defined as the difference between: a) device output low voltage (V_{OL}) and the maximum low-level input (V_{THO}) for which an output logic level does not change state, and b) device output high voltage (V_{OH}) and the minimum high-level input (V_{TH1}) for which an output does not change state. Thus, minimum noise margin is present when: a) V_{OL} is maximum and V_{THO} is minimum, and b) V_{OH} is minimum and V_{TH1} is maximum. As previously mentioned, the dc values of V_{OL} and V_{OH} are measured at conditions that result in these worst case values. Values of input voltage levels causing an output logic state change (threshold voltages - V_{TH1} and V_{THO}) should also be measured at these conditions.

4.3 POWER DISSIPATION


Maximum NMOS and I²L device power dissipation occurs in the quiescent state with maximum power supply voltages. Thus, maximum power dissipation for these type memories can be determined from dc measurements of supply current at the various conditions of chip enable, output enable, address enable, and device power down mode. Maximum power dissipation in CMOS devices occurs during dynamic operation, and is a function of voltage, frequency and internal capacitances. Measurements of dynamic power dissipation are difficult with most automated testers since, as a minimum, the average value of supply current must be obtained over a read or write cycle period. Thus, dynamic power measurements were not included in the characterization study.


4.4 OUTPUT LOADING

The specific output loads used for each memory type during all functional and timing parameter tests are shown in Figure 4-1. These are the load configurations specified by the manufacturers, and were used to permit direct correlations between the characterization test results and the manufacturer's quaranteed performance figures.

4.5 FUNCTIONAL TESTS

RAM functional tests are performed to verify that: a) data can be stored in all memory cells, b) correct data can be retrieved from all cell locations,








FIGURE 4-1. MEMORY DEVICE OUTPUT LOAD CIRCUITS

and c) all cells have a unique address. Memory functional tests are performed with a test pattern to show complete independence of each memory cell. Since functional tests are performed as Go/No-Go tests, a device that fails a functional test due to parameter degradation cannot be differentiated from a device that fails due to a stuck bit. For this reason, the functional tests are performed simultaneously with timing parameter measurements. The timing parameters are measured using a bisecting subroutine which utilizes a parameter value at the mid-point of a test interval with known pass/fail conditions at the interval extremes. By determining whether the device passed or failed with the mid-point value, another value is selected at the mid-point of the new pass/fail interval. The process is repeated until the interval is small enough to determine the parameter value within the desired accuracy. The two most important timing parameters, memory access time and write pulse width, were selected for measurement during functional tests, since they characterize the device during read and write operations, respectively. The definitions for these parameters are provided in Section 4.6.

Since no single pattern can exercise the memory device thoroughly enough to discover all of its deficiencies, a series of test patterns was formulated to identify specific deficiencies. The set of patterns selected was based on evaluations of device technology, functional block diagrams, logic organization, and chip topology.

4.5.1 <u>Device Technology Review</u> - Five process technologies are included in the memory types under evaluation: NMOS, CMOS/SOS, TTL-Schottky, I^2L and CCD. Process related defects associated with the MOS (NMOS, CMOS/SOS and CCD) technology include oxide defects, excessive leakage currents and threshold voltage shifts. For the bipolar technology (I^2L and Schottky I^2L), transistor leakage and low beta are the more common process related defects. Test patterns cannot be selected solely on the basis of device technology, since the type and location of the defect(s) will determine which pattern can detect the fault. A process related defect that causes a device functional failure due to a stuck bit at an address can be detected by a pattern which verifies all locations during read and write operations. The March (N) pattern

fulfills this requirement and is acceptable. However, other types of defects are equally likely to occur, and selection of patterns to detect these defects requires an evaluation of the functional block diagram.

- 4.5.2 RAM Functional Block Diagram Review The basic RAM functional blocks include: a) address input, b) decoder, c) memory cell matrix, d) read and write amplifiers, e) clock and timing control, f) input/output (I/O), and g) special functions. Therefore, by determining which patterns will detect possible defects in each functional block, an effective set of patterns can be identified. The functional block defects may be due to inadequate design, or manufacturing process defects. Table 4-2 shows a matrix of N^2 , $N^{3/2}$, and N patterns that were formulated to detect defects in each of the functional blocks. Descriptions of the pattern algorithms are included in Appendices A through D. Discussions of individual functional block defects and patterns selected to detect these defects are contained in the following paragraphs:
- A) Address Input Defects in the address input functional block typically result in an addressed cell that does not exist as an independent and unique entity. This type of failure may be caused by either a short or an open at an address input. Test patterns that read each cell at least once when each of the other cells are in a complemented state ensure that each cell has a unique address. The Galpat (N^2) pattern fulfills this requirement since all background cells are in the complemented state from the test bit cell. The test bit cell is then verified for all possible address read combinations. The sequence is repeated until each cell is used as the test bit cell. The Rowpat $(N^{3/2})$ pattern also fulfills the address uniqueness test requirement by reading the test bit cell with every other cell in its row. With the Rowpat pattern, the test bit cell is in the complemented state from the background cells. Additional test patterns that check for address uniqueness are shown in Table 4-2.

TABLE 4-2. PATTERN SELECTION BASED ON FUNCTIONAL BLOCKS

				70 261	PATTERN	PATTERN TO SCREEN WEAKNESS	IE AKNESS	Dys.	99 3d
FUNCTIONAL BLOCK	PART NUMBER	DEFECT	GALPAT N ²	GAL WRT	WALKING N ²	ROWPAT N ³ /2	MARCH	ADDCOMP	SHIFTING DIAGONAL N
ADDRESS INPUT	TMS4050, AM9140 MWS5501, CDP1821	ADDRESS UNIQUENESS	×	×	×	×	×	abtar	1800
DECODER	AND 95481	LOW SWITCHING SPEED MULTIPLE ADDRESS SELECTION	*	×	×	×	ida kir Iolikka	×	twe w
MEMORY CELL		CELL DISTURB	×	×	1217 1150	×	×	ni Un	
WRITE AMPLIFIER		SLOW WRITE RECOVERY		×			×	×	
SENSE AMPLIFIER TIMING CONTROL	erent Lois Salv ba	SLOW SENSE AMP RECOVERY INACCURATE DATA	*	×	× ×	×	×	×	× ×
1/0 CIRCUIT DUMMY CELL	TMS4050	INACCURATE DATA SENSE AMP IMBALANCE	××	××	**	××	**	××	××
PRECHARGE VOLTAGE GENERATOR		POOR REFERENCE VOLTAGE	×	×	×	×	×	×	×
LATCH	AM9140	INCORRECT ADDRESSING	*	×	×	*	*	×	*
LATCH.	93481	INACCURATE	*	×	×	×	×	×	×
FUNCTIONAL BLOCK	PART NUMBER	DEVICE DEFECT	SCAN1	SCANO	SRWALK	AL TWOR	CBOARD1 N	CBOARD2 N	
SHIFT REGISTER	CCD450	CELL DISTURB DATA SENSITIVITY			×	××	××	××	
WRITE AMPLIFIER		SLOW WRITE RECOVERY				×		93 . 8 63) 1	
SENSE AMPLIFIER		SLOW SENSE AMP RECOVERY			×		2913 1324	19 TO	e i ei en bib
TIMING CONTROL	100	INACCURATE DATA	×	×	*	×	×	*	
I/O CIRCUIT		INACCURATE DATA	×	×	×	×	×	×	306 306 703

B) <u>Decoder</u> - A RAM decoder failure may result in the following:

(a) inaccessible memory cells, (b) memory cells with two addresses, (c) two or more memory cells with the same address, and (d) slow switching speed.

Inaccessible memory cells and memory cells with two addresses can be detected by the address uniqueness patterns (Galpat, Galwrt, Walking, Rowpat and March).

Multiple cell selection is caused by a short in the address and address complement signals and can be detected by a Walking (N^2) pattern. With this pattern the background cells are written with "Os" and the test bit cell is written with a "1". The "1" is walked through every memory cell, sequentially reading all memory locations prior to shifting the test cell bit. Multiple cell selection is detected because the Walking pattern tags each memory cell with an address one at a time and shows that it shares no other address by reading the test (tag) bit as a "1" and also reading all other bits which are "Os". In addition, the Shifting Diagonal (N) pattern can detect multiple cell selection because it effectively performs a Walking pattern on separate rows. The Shifting Diagonal pattern is performed by shifting a diagonal of "1s" in a background of "Os", and the memory is read prior to shifting the diagonal. For a 64 x 64 memory cell matrix the diagonal is shifted 64 times.

Decoder switching speed is dependent on the state of the decoder prior to switching and the desired state after switching. A pattern such as Galpat that checks all possible address combinations is an effective pattern to detect this weakness. However, Galpat uses a sequential addressing scheme in performing its read combinations. A pattern that uses nonsequential addressing such as a complementary address sequence will impose a more severe test for decoder switching speed because this pattern causes more address transitions and decoder delays due to noise generation. The address complement or Addcomp (N) pattern writes the background data, reads the data in the first cell, writes its complement, increments to the maximum address, reads the data at the maximum address, and writes its complement. Following this, the second cell is read and the complement is written. The maximum address minus one (4094 for the TMS4050) is read and its complement is written. This process is

repeated until the total memory is read and its complement is written into memory.

- C) Memory Cell Matrix In addition to the previously mentioned single bit memory cell failures, the matrix may show a disturb sensitivity, i.e., data written in one cell may affect the contents of an adjacent cell. The selected cell is connected to the adjacent cell(s) by stray capacitance and can be affected by "1" to "0" and "0" to "1" transitions. Cell disturb problems can be effectively screened with a March pattern. The March pattern sequentially reads a cell and writes the complement into the cell before proceeding to the next cell. The pattern is also conducted from highest address to lowest address in the read/write sequence and then repeated with the data complemented. By performing this pattern sequence, all transitions for cell disturb are checked [1]. The Galpat pattern will also screen for cell disturb problems, but it verifies all memory cells with the test bit cell, not just adjacent bits.
- with single I/O line memories is failure of the amplifier to recover from a write cycle in time to perform a read cycle. This write recovery delay may be due to the use of a higher voltage for the write operation than the read operation. Thus, a longer time is required to return to the normal level following a write operation. An alternate explanation is that a long recovery time may be caused by a saturated sense amplifier during a write cycle. The sense amplifier cannot recover to detect the cell voltage during a read cycle. The most effective pattern to detect both of these problems is the Galwrt (N²) pattern. This pattern checks write-read combinations at every pair of memory cells. The Addcomp pattern is also suitable to detect write recovery problems, since every read cycle is preceded by a write cycle in a different memory cell. If the slow write recovery is due to a saturated sense amplifier, the anomalous condition can be detected by a March pattern, since write and read cycles are conducted at every memory cell.

Saturated sense amplifiers may be the result of charge accumulation at the sense amplifier input. This results in improperly identifying a "O" as a "1" after reading a long string of "1s". The Walking pattern, as described earlier, is suitable for detecting sense amplifier recovery problems, because the sense amplifier remains in the same state after reading the test bit until the test bit is "Walked" to the second location. The Shifting Diagonal pattern will also detect this weakness by writing a diagonal of "1s" in a background of "Os" and subsequently reading the memory. The single "1" in a row will be followed by a string of sixty-three (63) "Os".

- E) <u>Timing Control</u> The timing control functional block includes the control logic for inputs and outputs as well as the internally generated clock signals. Defects in the timing control circuitry will result in inaccurate data due to failure of the memory to write or read properly. Any pattern that can write and read data and its complement from all memory cell locations is suitable for detecting these type defects.
- F) I/O Circuitry The final functional block of every RAM is the I/O circuit, which may include a single I/O line, or separate data input and data output lines. There are no identified defects with this functional block other than inaccurate data caused by a shorted or open circuit. Any pattern that can write and read data and its complement from all memory locations is suitable.
- G) <u>Special Functions</u> In addition to the functional blocks included for all RAMs, the TMS4050 catalog sheet block diagram illustrates the use of dummy cells and a precharge voltage generator. The dummy cells are identical to the memory cells and minimize the sense amplifier imbalance caused by coupling noise and provide a reference voltage to the sense amplifier for discrimination of logic levels. During sense amplifier switching a proper voltage level is required, and the precharge voltage generator precharges the storage capacitor of the dummy cell to the required value [2]. A failure of either dummy cell or precharge voltage generator will provide inaccurate data at the output. These defects are easily detected by any of the previously described patterns.

The AM9140 memory includes two additional functional blocks, latch and memory status. The latch is used to isolate the address register from the address input pins, and is under clock control. In the decoder circuitry, a latch holds the select line low and prevents it from floating when all row drivers are turned off [3]. Both latches are transparent to the user and the requirement for address hold time after chip enable goes high must be satisfied. A defect in the latch circuit could result in incorrect addressing or inaccessible cells. These defects are detectable with any of the previously described patterns. The memory status is derived from internal timing signals that show the performance of a reference row of memory cells. The memory status is always enabled and never enters a three state "off" mode, and, therefore, always reflects the status of the memory. The memory status functional block is independent of the memory cell operation, and defects in this block will not affect primary memory operation.

A data latch circuit is included in the 93481. This circuit uses timing and control signals to latch output data within the timing constraints of address, address enable and latch enable signals. As long as the latch enable remains low, the output data will be latched. Inaccurate data will result with an anamolous condition in the data latch circuitry. Any pattern that reads or writes data and its complement into the memory is suitable for detecting defects in the data latch circuitry.

4.5.3 <u>CCD Shift Register Functional Block Diagram Review</u> - The set of patterns selected for functional testing of the CCD shift register included: Scanl (N), ScanO (N), Srwalk (N), Altwor (N), Cboard1 (N), and Cboard2 (N). Since the CCD45O contains no address decoder, a pattern that verifies that "1s" and "0s" can be written into and read from all memory cells should be sufficient [4]. However, a review of the functional block diagram suggested that slow sense amplifier recovery time could be a problem. Thus, a pattern similar to the Walking pattern (Srwalk) was included in the pattern set. The Srwalk pattern shifts a "1" followed by a string (1024) of "0s" through the memory, and then repeats the sequence with the data complemented.

4.5.4 Logic Organization/Schematic Review - Detailed schematics were not available from the manufacturers for all the part types. However, logic diagrams were available from the military specifications for the TMS4050 and from the manufacturer for the MWS5501/CDP1821. The TMS4050 uses clock signals in the decoding network such that the decoder outputs deselect prior to selection and inhibit possible multiple cell selections. However, the delayed clock $\phi_{
m DS}$ shown in Appendix A, Figure A3, is turned on after all signals at the decoder are stabilized. If $\phi_{
m DS}$ is turned on prematurely, multiple cell selection may occur by creating a sneak path between two storage cells. A similar condition exists for the AM9140 where several delayed clock signals are generated in the memory. A premature clock may cause the decoder to be selected and possible multiple cell selection may occur. For the MWS5501 and CDP1821 memories, slow rise or fall times may cause loss of data in the memory, or possible multiple cell selections. The MWS5501 rise and fall times must be faster than 200 nS and the newer CDP1821 rise and fall time must be faster than $1 \mu S$.

These multiple cell selections for the TMS4050, AM9140 and MWS5501 can be detected by a Walking or Shifting Diagonal pattern as described earlier. No new patterns were added as a result of the logic diagram review.

4.5.5 <u>Chip Topology Review</u> - Assurance that memory cell adjacency was physically realized during functional testing was accomplished by verifying the bit map with the manufacturer, and then using the proper address sequence for physically adjacent cells. Chip topology considerations do not require new patterns, but only highlight the importance of performing functional tests with "topologically pure" patterns.

4.6 TIMING PARAMETERS

Timing parameter tests are performed to evaluate the timing relationships among the various control and address signals. Timing parameters considered for characterization included: a) access time, b) address hold time, c) address setup time, d) write pulse width, e) data hold time, and f) data setup time. These parameters are measured during a read/write cycle and/or a

read/modify/write cycle, whichever provides the worst case timing relationship for the parameter under test. A comparison of the timing parameters selected for each memory type is presented in Table 4-3.

Access time is the time after which data output is guaranteed to be valid, and may be defined with reference to either the address or chip enable signals. Access time is normally measured during a read/write cycle and read/modify/write cycle. The manufacturer's catalog specification or, when available, the military specification for the memory type, was used to select the start and stop times of the address, data, and clock signals. Since access time is a critical memory parameter, it is included in the timing tests for all part types.

Address setup time is defined as the time interval between the application of an address input and an active transition of the clock (chip enable, chip select or address enable) signals. This parameter is specified as a minimum value to ensure proper memory operation. Setup time is also specified for data input and is the time interval between the application of data and the active transition of the write pulse. The address and data setup times are specified as a minimum of 0 nS, and engineering judgment was used to exclude these tests for several part types. However, the parameters were, as a minimum, verified implicitly by adjusting the start and stop times of address, data, and clock signals and verifying that the device is functional with these timing relationships.

The write cycle requires that, in addition to the address and data timing signals, write pulse and chip enable signals occur. The "ANDED" condition of write pulse and chip enable must last for a minimum time, which is specified as write pulse width. This parameter is also measured during functional tests, but is included in the timing tests to establish the worst case values for the read/modify/write cycles. Since write pulse width is as critical a parameter as access time, it was also measured for all part types.

TABLE 4-3. COMPARISON OF TIMING PARAMETERS SELECTED

	V51	TIMING PAR	TIMING PARAMETERS SELECTED	edi eb	
IIMING PAKAMETER	TMS4050	AM9140	MWS5501	93481	CCD450
ACCESS TIME	×	×	9 ×	×	*
ADDRESS HOLD TIME	×	er i	đi nan	×	N/A
ADDRESS SETUP TIME	- 05 01	orter fur fur	bes p	×	N/A
WRITE PULSE MIDTH	×	×	*	×	N/A
DATA HOLD TIME	×	×	×	×	×
DATA SETUP TIME	1	×	×	×	×
	(qui		en Pro	la bi	5 ye

The address (data) hold times are defined as the interval during which the address (data) is retained after the chip enable signal goes high (low). Data hold time measurements are included for all memory types, but address hold time measurements were only included for the dynamic RAMs. Static RAM address hold times are implicitly determined during other tests.

Additional timing parameters were included for TMS4050 and AM9140 evaluations. These additional parameters included: a) propagation delay time for the TMS4050, and b) output ON/OFF delay time, memory status delay time, and preset interval time for the AM9140. The timing relationships for these signals are included in Appendices A and B.

4.7 REFRESH TESTS

Dynamic memories store data by placing a charge on a capacitor. Since the stored charge will dissipate within milliseconds, the charge must be refreshed periodically to retain correct data. Refresh requirements are temperature dependent, and at higher temperatures the refresh time will be shorter due to higher leakage currents. Refresh is accomplished in the TMS4050 and 93481 by performing a refresh cycle, or a memory read cycle at each row. Addressing a row will cause all cells in the row to be refreshed. Therefore, the TMS4050, which is organized as a 64 row x 64 column matrix, will require refreshing at 64 rows. The 93481 (32 row x 128 column matrix) will require refreshing at 32 rows.

Refresh time measurements can be accomplished by using either a block refresh or a distributed refresh technique. The block refresh technique consists of writing data in the entire memory, stopping all external clock signals for a designated time (refresh period) and reading the memory to verify its correctness. Then the data complement is written into the memory, and the procedure is repeated. The refresh time is then iterated until the boundary between a pass and fail condition is noted. This time is the required minimum refresh time for the memory under test. The main advantage of the block refresh technique is that data is verified in the absence of noise with external clock signals turned off. The main disadvantage of using this method

is that memory power dissipation/chip temperature is changing as the clock signals are turned "on" and "off". The resulting temperature dependent variations in refresh time make the block refresh technique an unacceptable test method [5].

The second method for measuring refresh time is the distributed refresh technique. This technique consists of writing data into the memory and continuously cycling the device. By sequentially reading the TMS4050 memory by its columns, every row will be refreshed every 64th cycle. Similarly, every row of the 93481 will be refreshed every 32nd cycle. The period is varied such that the time between write and read cycles is equal to the refresh time being examined. For example, the TMS4050 contains 4096 memory cells in a 64 x 64 cell matrix. To determine memory functionality with a 2 mS refresh time, the period or cycle time must equal the refresh time divided by the difference between the number of cells and the number of rows. This value was computed as 500 nS for the TMS4050. During the refresh tests, the memory is written with a checkerboard pattern (an alternating field of "1s" and "Os"), and using the distributed refresh method the refresh time is determined. After data is read out, the data complement is written into the memory and the procedure is repeated. The checkerboard pattern was selected for the refresh tests since it may show cell disturb and data sensitivity problems. A memory cell stored with a "O" may be disturbed by adjacent "1s", and vice versa.


5.0 PRELIMINARY CHARACTERIZATION TEST RESULTS

Major objectives of the preliminary characterization tests with two of each memory type were to determine the maximum and minimum operating temperatures, worst case voltage conditions, and worst case patterns for subsequent testing of eighteen devices.

5.1 OPERATING TEMPERATURE EXTREMES

The results of functional testing and shmoo plotting at ambient temperatures between -55°C and 125°C were used to determine the upper and lower temperature extremes for subsequent RAM characterization testing. However, shmoo plots of access time, write pulse width and refresh time versus supply voltage using all seven of the previously mentioned patterns provided the most insight for determining operating temperature extremes. Refresh time requirements for dynamic RAMs, and access time requirements for static RAMs were the parameters responsible for limiting operating temperatures to less than the full military temperature range. The following are brief discussions of the specific test results that led to the selection of operating temperature extremes for each memory.

5.1.1 $\underline{\text{TMS4050 NMOS Dynamic RAM}}$ - Refresh time requirements limited the TMS4050 operating temperature extremes to -55°C and 85°C. The maximum refresh time requirement specified by the manufacturer, and MIL-M-38510/235, is two milliseconds for V_{DD} values between 11.4 Vdc and 12.6 Vdc. This requirement was easily achieved at 25°C and -55°C, as were the specified requirements for all other parameters. However, as can be seen from the 85°C and 100°C shmoo plots of refresh time (t_{REF}) versus V_{DD} shown in Figure 5-1, the TMS4050 must be refreshed more frequently than every two milliseconds at 100°C with V_{DD} greater than 12 Vdc. Refresh time requirements less than two milliseconds were not determined, since this was felt to be the lower limit for most system applications. Below 12 Vdc at 100°C, the refresh time requirement changed abruptly from less than two milliseconds to approximately 50 milliseconds, and remained at 50 milliseconds down to a V_{DD} of less than 9 Vdc.







FIGURE 5-1. TEXAS INSTRUMENTS TMS4050 REFRESH TIME SHMOOS SHOWING HIGH TEMPERATURE LIMITATION

At 85°C the refresh time requirement was approximately 100 milliseconds with V_{DD} values between 8.5 Vdc and 13 Vdc. Thus, two effects were observed as the TMS4050 operating temperature was increased from 85°C to 100°C. The first effect was the expected decrease in refresh time requirement from 100 milliseconds at 85°C to 50 milliseconds at 100°C. The second, and most important, effect was the reduction in the V_{DD} value (13 Vdc at 85°C to 12 Vdc at 100°C) where the memory became nonfunctional with t_{REF} values less than two milliseconds. The second effect was the determining factor in limiting the TMS4050 upper test temperature to 85°C.

5.1.2 93481 I²L Dynamic RAM - As was the case with the TMS4050, refresh time requirements limited the maximum temperature extremes for the 93481 I²L dynamic RAM. However, the temperature limitations were more severe than those established for the TMS4050. The 93481 was limited to operating temperature extremes of 0°C and 70°C. Shmoo plots of t_{REF} versus V_{DD} at 70°C and 85°C are shown in Figure 5-2. At 70°C, device operation is normal with refresh times of four to five milliseconds for values of V_{DD} between 3.8 and 7 Vdc. However, at 85°C the device is only functional ($t_{RFF} \ge two$ milliseconds) between 6 and 6.5 Vdc. Thus, the upper temperature limit was established as 70°C. A similar effect was noted at low temperatures, as can be seen from the 0°C and -10°C shmoo plots in Figure 5-3. At -10°C the device is not functional with values of V_{DD} less than 4.9 Vdc, and is nonfunctional at 0°C with V_{DD} values less than 4.7 Vdc. The manufacturer's lower operating limit for $V_{\rm DD}$ is 4.75 Vdc. Thus, 0°C was selected as the 93481 lower temperature limit. Subsequent discussions with the manufacturer revealed that the part would not operate below 0°C due to the use of four series diodes in the start-up timing circuitry. Below 0°C, the increased forward voltage of these diodes inhibits device operation. The manufacturer also noted that device operation above 70°C could be achieved, but at the expense of significant yield losses.







FIGURE 5-2. FAIRCHILD 93481 REFRESH TIME SHMOOS SHOWING HIGH TEMPERATURE LIMITATION







FIGURE 5-3. FAIRCHILD 93481 REFRESH TIME SHMOOS SHOWING LOW TEMPERATURE LIMITATION

- 5.1.3 AM9140 NMOS Static RAM Shmoo plots of chip enable access time versus V_{DD} at -55°C and 125°C (Figure 5-4) showed that the AM9140 is capable of operating over the full military temperature range. A restriction on the maximum value of V_{DD} was noted at 125°C. However, this did not occur until approximately 6.2 Vdc, and is well above the 5.5 Vdc maximum operating voltage specified by the manufacturer and MIL-M-38510/237.
- 5.1.4 MWS5501 and CDP1821 CMOS/SOS RAMS Operating temperature extremes for the MWS5501 were limited to -55°C and 85°C due to excessive address access time requirements (t_{AA} > 250 nS) at V_{DD} values above 10.4 Vdc. This effect can be seen in the 85°C and 100°C shmoo plots shown in Figure 5-5, and was only noted with a Walking pattern. Thus, the MWS5501 has an obvious pattern sensitivity at the upper temperature and voltage conditions. However, the manufacturer stated that he had not observed any sensitivity of the MWS5501 to a Walking pattern. The microprocessor version of this part (CDP1821) is supplied as either a ten volt part or a five volt part. Samples of the ten volt part provided by the manufacturer did not show any pattern sensitivity or abrupt change in t_{AA} at values of V_{DD} up to 11.0 Vdc and temperatures of 125°C. Shmoo plots for the CDP1821 at ambient temperatures of 85°C and 125°C are shown in Figure 5-6. The five volt part is simply a ten volt part that does not operate at 10 Vdc. As shown in the Figure 5-7 shmoo plot, the five volt part displays the same characteristics as the MWS5501. However, in this case, performance of the five volt CDP1821 is severly degraded at V_{DD} values above 8 Vdc, and the degradation is observed with all patterns.
- 5.1.5 <u>CCD450 Dynamic Shift Register</u> Since the CCD450 had become obsolete during this characterization program, testing was only performed at the manufacturer's specified temperature extremes (0°C and +55°C). With two exceptions, the CCD450s appeared to meet the manufacturer's specifications over the 0°C to +55°C temperature range. A 50 nS to 60 nS rise time is mandatory for the phase 2 clock pulse. The manufacturer's catalog indicated the rise time could be as long as 200 nS, but he has subsequently confirmed the requirement for a 50 nS rise time. One of the devices tested was also sensitive to the Altwor pattern, as illustrated in Figure 5-8.



0 100 200 300 400 500 600 700 800 900 VA/CEL = NS.

CHIP ENABLE ACCESS TIME (TA(CE)) VERSUS SUPPLY VOLTAGE (VCC)





FIGURE 5-4. ADVANCED MICRO DEVICES AM9140 ACCESS TIME SHMOOS SHOWING OPERATING TEMPERATURE EXTREMES






FIGURE 5-5. RCA MWS5501 ACCESS TIME SHMOOS SHOWING HIGH TEMPERATURE LIMITATION




FIGURE 5-6. RCA CDP1821 ACCESS TIME SHMOOS SHOWING HIGH TEMPERATURE OPERATION

ADDRESS ACCESS TIME (TAA) VERSUS SUPPLY VOLTAGE (VDD)
P/N: 1821 S/N: 213 TA: 25 C,
PATTERN: MARCHING 1/0





FIGURE 5-7. RCA CDP1821 SHMOO PLOT FOR 5 VOLT DEVICE OPERATION






FIGURE 5-8. FAIRCHILD CCD450 ACCESS TIME SHMOOS SHOWING PATTERN SENSITIVITY AT HIGH TEMPERATURE

5.2 WORST CASE VOLTAGE LEVELS

Worst case voltage levels for dc parameters, power dissipation, and noise immunity were previously determined. Thus, the preliminary tests were designed to yield the worst case voltage levels for subsequent functional and timing tests. Devices were operated at the upper and lower voltage limits specified by the manufacturer at the worst case temperature (high temperature) using N^2 , $N^{3/2}$, and N patterns for RAMs (N patterns for CCD Shift Register). Access time and write pulse width were measured at each condition since both parameters are affected by supply voltage variations. Typical access time measurements are shown in Tables 5-1 through 5-6. These results indicate that maximum access times occur in all memory types at the minimum value of positive supply voltage and the maximum absolute value of negative supply voltage (most negative voltage). Similar results were obtained for the write pulse width. Thus, all subsequent functional and timing parameter tests were conducted with minimum positive supply voltages and maximum values of negative supply voltages.

TABLE 5-1. TEXAS INSTRUMENTS TMS4050 TYPICAL ADDRESS ACCESS TIMES

PATTERN	TYPE	TYPICAL	ADDRESS ACCES	S TIMES		UNITS
		$V_{DD} = 11.4v$ $V_{BB} = -4.5v$	$V_{DD} = 11.4v$ $V_{BB} = -5.5v$	$V_{DD} = 12.6v$ $V_{BB} = -4.5v$	$V_{DD} = 12.6v$ $V_{BB} = -5.5v$	
GALPAT	N ²	220	225	211	215	nS
ROWPAT	N ^{3/2}	221	225	212	214.	nS
MARCH	N	220	224	211	214	nS

 \triangle WORST CASE ADDRESS ACCESS TIME OCCURED AT V_{DD} = 11.4V AND V_{BB} = -5.5V.

2 MAXIMUM SPECIFICATION LIMIT FOR ADDRESS ACCESS TIME IS 300 NS.

3 AMBIENT TEMPERATURE IS 85°C.

TABLE 5-2. FAIRCHILD 93481 TYPICAL COLUMN ADDRESS TIMES

PATTERN	TYPE	TYPICAL COLUMN ADI	PRESS ACCESS TIMES	UNITS
		V _{CC} = 5.25v	V _{CC} = 4.75v	
GALPAT	N ²	90	98	nS
ROWPAT	N ^{3/2}	90	99	nS
MARCH	N	89	98	nS

NOTES:

 \triangle WORST CASE COLUMN ADDRESS ACCESS TIME OCCUR AT V_{CC} = 4.75V.

2 MAXIMUM SPECIFICATION LIMIT FOR COLUMN ADDRESS ACCESS TIME IS 75 NS.

3 AMBIENT TEMPERATURE IS 70°C.

TABLE 5-3. ADVANCED MICRO DEVICES AM9140 TYPICAL CHIP ENABLE ACCESS TIMES

UNITS	BLE ACCESS TIMES	TYPICAL CHIP ENA	TYPE	PATTERN
	V _{CC} = 4.5v	v _{cc} = 5.5v	12431 = 00 10513- = 00	5.54 * E5
nS	260	244	N ²	GALPAT
nS	260	246	N ^{3/2}	ROWPAT
nS	257	244	N	MARCH

- ⚠ WURST CASE CHIP ENABLE ACCESS TIME OCCURRED AT VCC = 4.5V.
- 2 MAXIMUM SPECIFICATION LIMIT FOR CHIP ENABLE ACCESS TIME IS 500 NS.
- 3 AMBIENT TEMPERATURE IS 125°C.

TABLE 5-4. RCA MWS5501 TYPICAL READ ACCESS TIMES

PATTERN	TYPE		TYPICAL READ AG	CESS TIMES		UNITS
		$V_{DD} = 10.5v$	V _{DD} = 9.5v	V _{DD} = 5.25v	$V_{DD} = 4.75v$	
WALKING	N ²	85	91	161	184	nS
ROWPAT	N ^{3/2}	82	87	162	186	nS
MARCH	N	80	85	156	179	nS

NOTES:

- \triangle WORST CASE READ ACCESS TIME OCCURRED AT V_{DD} = 4.75V.
- 2 MAXIMUM SPECIFICATION LIMIT FOR ADDRESS ACCESS TIME IS 250 NS.
- 3 AMBIENT TEMPERATURE IS 85°C.

TABLE 5-5. RCA CDP1821 TYPICAL READ ACCESS TIMES

PATTERN	TYPE	T	YPICAL READ AC	CESS TIMES	Cont Salamo	UNITS
	awi azadko i	$V_{DD} = 10.5v$	V _{DD} = 9.5v	V _{DD} = 5.25v	$V_{DD} = 4.75v$	
WALKING	N ²	80	83	164	183	nS
ROWPAT	N ^{3/2}	70	73	131	145	nS
MARCH	N	72	76	132	144	nS

 \triangle WORST CASE READ ACCESS TIME OCCURRED AT $V_{DD} = 4.75V$.

2 MAXIMUM SPECIFICATION LIMIT FOR ADDRESS ACCESS TIME IS 250 NS.

3 AMBIENT TEMPERATURE IS 125°C.

TABLE 5-6. FAIRCHILD CCD450 TYPICAL READ ACCESS TIMES

PATTERN	TYPE	appendent desseller	TYPICAL READ	ACCESS TIMES	Will Have will	UNITS
93 942 9	Phones	$v_{CC} = 5.25V$ $v_{BB} = -3.00V$ $v_{DD} = 13.20V$	$V_{CC} = 4.75V$ $V_{BB} = -3.00V$ $V_{DD} = 10.80V$	$V_{CC} = 4.75V$ $V_{BB} = -2.0V$ $V_{DD} = 13.20V$	$V_{CC} = 4.75V$ $V_{BB} = -2.00V$ $V_{DD} = 10.80V$	009
SRWALK	N	144	156	144	150	nS
CBOARD1	N	142	155	144	149	nS
SCAN	N	141	154	142	148	nS

NOTES:

 \triangle WORST CASE READ ACCESS TIME OCCURRED AT v_{CC} = 4.75v, v_{BB} = -3.0v, AND v_{DD} = 10.80v

2 MAXIMUM SPECIFICATION LIMIT FOR READ ACCESS TIME IS 180 NS.

3 AMBIENT TEMPERATURE IS 55°C.

5.3 TIMING-TEST PATTERNS

Patterns used during the measurements of dynamic timing parameters were selected from the set of seven patterns used during functional testing. Initially, only three patterns (N^2 , $N^{3/2}$, and N) were to be selected for timing parameter measurements, since these tests are extremely time consuming. Additional patterns were selected if test times were not excessive. The criteria for pattern selection was: a) select the specific N^2 , $N^{3/2}$, and N pattern that yields the largest values of access time and write pulse width, and b) if no pattern related timing variations are noted, arbitrarily select at least one N^2 , $N^{3/2}$, and N pattern.

The results of the RAM functional tests performed with three N² patterns (Galpat, Galwrt, and Walking), one N^{3/2} pattern (Rowpat) and three N patterns (March, Addcomp, and Shifting Diagonal) revealed pattern related timing variations in the static RAMs (AM9140, MWS5501, and CDP1821), but none in the dynamic RAMs (TMS4050 and 93481). The average AM9140 access time values obtained with the Galwrt and Shifting Diagonal patterns were slightly lower than average values obtained with the other patterns. Thus, the Galwrt pattern was deleted for AM9140 timing parameter measurements. The Galpat pattern was also deleted, arbitrarily over the Walking pattern, but all other patterns were retained. All seven patterns were retained for MWS5501 timing parameter measurements, since test times for this IK bit RAM were not excessive. However, the Galwrt, Addcomp, and Shifting Diagonal patterns were deleted for the subsequent tests of the CDP1821 memory to expedite the test program.

Since no pattern related timing variations were noted during functional tests of the TMS4050 and 93481 dynamic RAMs, pattern selection was arbitrary. The Galpat and Shifting Diagonal patterns were not used for TMS4050 timing parameter measurements, and the Galwrt and Walking patterns were not used for 93481 timing measurements.

Functional tests of the CCD450 shift register were performed with the following N-type patterns: Scan1, Scan0, Srwalk, Altwor, Cboard1 and Cboard2. Because of the device obsolescense, and the observed sensitivity to the Altwor pattern, only the Altwor pattern was used for timing parameter measurements.

A summary of the patterns selected for each memory type is shown in Table 5-7.

TABLE 5-7. PATTERNS USED FOR TIMING TESTS

			PATTER	PATTERN FOR TIMING TESTS	TESTS		90
PAK! I TPE	GAL PAT	GALWRT N2	WALKING N2	ROWPAT N3/2	MARCH N	ADDCOMP N	SHIFTING DIAGONAL N
TMS4050		×	×	×	· ×	×	near de
AM9140			×	×	×	*	×
MWS5501	*	×	×	×	×	*	×
CDP1821	×		×	×	×		ton Te
93481	×			×	×	×	×
PART TYPE	SCAN1	SCANO	SRWALK N	ALTWOR N	CBOARD1 N	CBOARD2 N	13 m p
CC0450				×			9 15

6.0 FORMAL CHARACTERIZATION TEST RESULTS

Formal characterization testing was performed with twenty of each RAM type at the temperatures and worst case voltage conditions established during the preliminary characterization tests. Only two CCD450 shift registers were formally characterized. The formal characterization tests included: a) dc parametric measurements, b) functional tests which included measurements of access time and write pulse width using N^2 , $N^{3/2}$ and N patterns, c) timing parameter measurements, d) threshold voltage measurements, and e) refresh time measurements for the dynamic RAMs. Included in this section are summaries of the test results for each memory type. The summaries provide computed mean and standard deviation values for each parameter. However, parameter values outside the range of the measurement limits established by the automated test equipment have been censored from the data set. Histogram presentations of selected parameter values are provided in Appendix F.

6.1 TMS4050 TEST RESULTS

6.1.1 DC Parameters - Results of TMS4050 dc parameter tests are shown in Table 6-1. With the exception of the $I_{\mbox{\footnotesize{BB}}}$ and $I_{\mbox{\footnotesize{DD}}}$ (CEL) parameters, the MIL-M-38510/235 specification limits appear satisfactory. The distribution of I_{RR} values is centered well below the MIL-M-38510/235 maximum limit of 100 μ A, and this limit could be reduced to $50 \,\mu\text{A}$. The distribution of I_{DD} (CEL) values is well above the MIL-M-38510/234 maximum limit of 200 μ A. Maximum values of I_{DD} (CEL) occurred at -55°C, and the mean value at -55°C was 600 μ A. The manufacturer suggested that the out-of-tolerance values of I_{DD} (CEL) were due to making the measurement before the current had reached its steady state value. As shown in Figure 6-1, there is a large I_{DD} transient when the chip enable signal goes from a high state to a low state. Thus, it is reasonable that some delay should be incorporated in the test sequence between the time the chip enable signal goes low and the I_{DD} (CEL) measurement. However, within-specification values were not realized after delays of up to 15 seconds. Thus, the MIL-M-38510/235 maximum limit for I_{DD} (CEL) probably should be increased.

TABLE 6-1. TEXAS INSTRUMENTS TMS4050 ELECTRICAL CHARACTERIZATION - DC TESTS

I I H	TEST LIMITS A	1 67 - V	ا A = 85°C	3 . \$2	T A =	TA = -55°C	UNITS
(СЕН)	MEAN	SIGMA	MEAN	SIGMA	MEAN	SIGMA	
(сен)	0.039	0.064	0.042	0.082	0.040	0.043	μAdc
	0.024	0.004	0.028	0.004	0.029	0.002	µAdc
	50.044	4.520	37.697	3.766	65.595	5.221	mAdc
IDD(CEL) 200	352,709	192.975	211.292	170.634	599.924	285.533	μAdc.
I _{BB} -100	-5.233	2.956	-3.070	1.617	-12.088	4.272	µAdc.




FIGURE 6-1. TEXAS INSTRUMENTS TMS4050 WAVEFORMS SHOWING STANDBY CURRENT SETTLING TIME

- 6.1.2 <u>Functional Tests</u> The results of $t_{a(ad)}$ and $t_{w(wr)}$ measurements performed while running functional tests with the seven previously identified patterns are summarized in Table 6-2. The mean and standard deviation values reflect values within the measurement limits set for the automated test system, and show no important pattern related variations in timing parameters. At -55°C, 8 of the 20 parts tested were nonfunctional, and a summary of the percentage of these eight failures detected by each pattern is shown in Table 6-3. Note that only the Shifting Diagonal pattern detected all eight failures, suggesting that this N type pattern is the most effective pattern for detecting the observed TMS4050 functional failures. No attempt was made to analyze the nature of the failures, and the manufacturer could/would not provide additional insights.
- 6.1.3 Timing Parameters A summary of the timing parameter measurements is provided in Table 6-4. This data is a composite summary of the data obtained by measuring each parameter while running five different patterns (Galwrt, Walking, Rowpat, March and Addcomp). All of the parameter distributions are well within the specification requirements. However, as was the case during functional testing, approximately 50% of the parts failed at -55°C. During the timing tests, 10 of the 20 parts failed at -55°C. A single part failure was also noted at +85°C, and a summary of the percentage of failed devices detected by each pattern and parameter test is shown in Table 6-5. Note that at -55°C, no single parameter was responsible for all the failures. All patterns were generally equally effective in detecting a failed part (all patterns detected at least 80% of the failed parts), but, the Rowpat pattern was the only pattern that was 100% effective at -55°C. Unfortunately, the single 85°C failure was not detected by Rowpat. This single failure was also not detected during functional testing although it failed a timing parameter that was measured during functional testing. The reason(s) for these apparent inconsistencies are not known, but a part intermittency could explain the observed test results.

TABLE 6-2. TEXAS INSTRUMENTS TMS4050 ELECTRICAL CHARACTERIZATION - FUNCTIONAL TESTS

PARAMETER	MIL-M	MIL-M-38510/235 TEST LIMITS	T _A = 25°C	25°C	T _A = 85°C	ე :	. = V	T _A = -55°C	UNITS
	MIN	MAX	MEAN	SIGMA	MEAN	SIGMA	MEAN	SIGMA	
READ/WRITE							,	93	
ta(ad)	cané	300					L/IA		
GALPAT		4	191.150	25.372	217.100	30.435	151.250	9.371	nS
GALWRT			192.200	25.616	217.750	30.551	151,000	9.564	4
WALKING			192.150	25.596	217.800	30.452	150.750	9.592	
ROWPAT	N		191.300	25.047	216.800	59.969	150.167	9.307	
MARCH			190.800	25.540	216.500	30.391	149.833	9.398	
ADDCOMP	D.A		190.000	24.893	215.500	29.803	149.000	8.642	-
SHIFTING		300	189.850	25.489	215.550	30.294	149.083	9.331	-S
tw(wr)	200								
GALPAT	a		27.200	4.226	33.250	5.620	20.167	1.572	nS
GALWRT			27.000	4.135	33.100	5.726	20.083	1.553	-
WALKING			27.300	4.224	33.400	2.687	20.250	1.738	
ROWPAT			27.000	4.159	33.150	5.730	20.000	1.780	
MARCH			27.000	4.171	32.806	5.591	19.917	2.019	
ADDCOMP	-		25.350	3,745	31.950	5.249	18.667	2.134	-
SHIFTING	200		26.400	4.042	32.600	5.526	19.667	2.095	S

 V_{DD} = 11.4 Vdc AND V_{BB} = -5.5 Vdc

TABLE 6-3. TEXAS INSTRUMENTS TMS4050 PATTERN EFFECTIVENESS

	FAILURE	PERC	CENT FA	ILURE D	ETECTE	D BY P	ATTERN	
PARAMETER	CRITERIA	GP	GW	T _A = -	55°C R	м	A	SD
READ/WRITE	3.3.3		0.00				-	
ta(ad)	>500	88	75	88	75	88	75	100
tw(wr)	<460	88	75	88	75	88	75	100
NUMBER OF DEVICE FAILURES AT TA					8			

- 1. GP GALPAT
 GW GALWRT
 W WALKING
 R ROWPAT
 M MARCH
 A ADDCOMP
 SD SHIFTING DIAGONAL
- 2. NO FAILURES AT T_A = 25°C and T_A = 85°C.
- 3. WORST CASE SUPPLY VOLTAGES: $V_{\mbox{DD}}$ = 11.4V and $V_{\mbox{BB}}$ = -5.5V.

TABLE 6-4. TEXAS INSTRUMENTS TMS4050 ELECTRICAL CHARACTERIZATION - DYNAMIC TIMING TESTS

ST ST		36)	Su	Sn	Sn	uat	ZI.	Su	Sn.
2,9	SIGMA		2.235	1.040	1.573		3.984	1.523	1.380
T _A = -55°C	MEAN		23.380	64.540	17.380		134.760	18.000	20.340
2,51	SIGMA		3.664	65.681	2.552		31.589	2.304	3.855
T _A = 85°C	MEAN		25.916	162.674	16.968		197.505	18.095	29.853
J.9	SIGMA		3,158	20,361	2,304		26.117	2.078	3.819
T _A = 25°C	MEAN		24.630	177.580	18.450		172.980	19.270	26.550
510/235 IMITS	MAX						300		
MIL-M-38510/235 TEST LIMITS	MIN		150	40	40			150	200
PARAMETER/	PATTERN	READ/MRITE	th(ad)	фргн	th(da)	READ/MODIFY/WRITE	ta(ad)	th(da)	tw(wr)

 V_{DD} = 11.4 Vdc AND V_{BB} = -5.5 Vdc

TABLE 6-5. TEXAS INSTRUMENTS TMS4050 DYNAMIC TIMING EFFECTIVENESS

	FATLURE	PEF	RCENT	FAIL	URE D	ETECTED E	BY PARAM	ETER	AND P	ATTER	N
	FAILURE		TA =	= 85°	,c		TA	= -5	5°C		
PARAMETER	nS	GW	W	R	М	A	GW	W	R	М	Α
READ/WRITE											
^t h(ad)	<200	8 8	100		100	100	60	60	50	50	50
t _{PLH}	<360		100		100	100	40	50	50	50	50
^t h(da)	<73		100		100	100	80	90	80	80	80
READ/MODIFY/WRITE	P. B.										
ta(ad)	>470		100		100	100	50	60	60	60	50
^t h(da)	<170		100		100	100	40	50	50	50	50
tw(wr)	<290		100		100	100	50	60	60	60	50
PERCENT FAILED DEVICES DETECTED BY PATTERN			100		100	100	90	90	100	90	80
NUMBER OF FAILED DEVICES AT TA				1					10		

1. GW - GALWRT
W - WALKING
R - ROWPAT
M - MARCH
A - ADDCOMP

2. NO FAILURES AT $T_A = 25$ °C

3. WORST CASE SUPPLY VOLTAGE: V_{DD} = 11.4V and V_{BB} = -5.5V

- 6.1.4 <u>Threshold Tests</u> Results of the threshold voltage tests are summarized in Table 6-6. These results affect device noise immunity, and are discussed in paragraph 9.2.
- 6.1.5 <u>Refresh Tests</u> Refresh test results are summarized in Table 6-7. As expected, the minimum refresh time requirement occurs at the high temperature condition (85°C). The standard deviation of the distribution is also quite large, indicating a wide spread of values for this parameter. Examination of the histograms of refresh time at 85°C (Appendix F) shows a range of values from near 0 milliseconds to 130 milliseconds, but most parts are between 0 and 30 milliseconds. Only a few parts have 85°C refresh times in the 100 millisecond region.

TABLE 6-6. TEXAS INSTRUMENTS TMS4050 ELECTRICAL CHARACTERIZATION - THRESHOLD TESTS

5.1.4 - Investigations - Results of the threshold veltage tests are subserized

PARAMETER	MIL-M-3 TEST L	8510/235 IMITS	TA =	25°C	т_ =	85°C	T_ =	-55°C	UNITS
	MIN	MAX	MEAN	SIGMA	MEAN	SIGMA	MEAN	SIGMA	
V _{TH1}	-	-	1.753	0.173	1.642	0.131	1.686	0.135	Vdc
v _{THO}	-	-	0.975	0.191	0.930	0.193	0.990	0.198	Vdc

 $V_{DD} = 11.4 \text{ Vdc AND } V_{BB} = -5.5 \text{ Vdc}$

TABLE 6-7. TEXAS INSTRUMENTS TMS4050 ELECTRICAL CHARACTERIZATION - REFRESH TESTS

PARAMETER	MIL-M-3 TEST L	8510/235 IMITS	T _A =	= 25°C	T _A	= 85°C	T _A -	-55°C	UNITS
	MIN	MAX	MEAN	SIGMA	MEAN	SIGMA	MEAN	SIGMA	
tREF	-	2	342.419	114.378	25.241	24.519	401.094	0.791	mS
$V_{DD} = 11.4v$ $V_{BB} = 4.5v$	BYEN LIE IN	personal b. essona		anti Rei				35 A	
t _{REF} V _{DD} = 11.4v	Pres 1	2	323.193	113.046	23.702	23.210	401.094	0.791	mS
$V_{BB} = -5.5v$	90134	-000,00	5		denist.		1000	9.00 V	

6.2 93481 TEST RESULTS

- 6.2.1 <u>DC Parameters</u> The 93481 dc parameter test results are shown in Table 6-8. All of the measured parameters are well within the manufacturer's catalog limits, and tightened limits could be incorporated in a MIL-M-38510 specification. Limits are also required for the I_{CC} parameters, since the manufacturer does not specify limits for I_{CC} .
- 6.2.2 <u>Functional Tests</u> The results of t_{CAA} and t_{W} measurements performed while running functional tests with seven patterns are shown in Table 6-9. No important pattern related variations in timing parameters were noted, but 7 of the 20 parts tested were not functional (6 at 0°C and 1 at 70°C). With the exception of the single failure at 70°C, all failures (Table 6-10) were detected by all patterns. The 70°C part failure was not detected by the Addcomp and Shifting Diagonal patterns. A cell-disturb type failure could produce the observed pattern sensitive results.
- 6.2.3 <u>Timing Parameters</u> A summary of the 93481 timing parameter measurements is shown in Table 6-11. Examination of the mean and standard deviation values for each parameter shows that a high percentage of parts do not meet the manufacturer's specifications for t_{CAA} and t_{W} , especially at 70°C. However, only one part was not functional at 70°C, suggesting that the manufacturer's specification for t_{CAA} and t_{W} should be relaxed. As shown in Table 6-12, nine parts were not functional at 0°C. This high percentage (45%) is not unexpected in view of the design limitation previously discussed. It is interesting to note, however, that no single pattern was 100% effective in detecting these nine low temperature failures, nor was any single parameter responsible for all the failures. Parts that are totally nonfunctional at 0°C should have been detected by all patterns, and failed all parameter specifications. Thus, some of the 0°C failures were probably still functional parts.

TABLE 6-8. FAIRCHILD 93481 ELECTRICAL CHARACTERIZATION - DC TESTS

UNITS		mAdc	μAdc	μAdc	μAdc .	mAdc	mAdc	mAdc	Vdc
ე"(SIGMA	0.007	13.820	5.305	4.639	1.782	7.716	1.001	0.073
1 _A = 0°C	MEAN	0.003	-76.426	2.203	1.432	15.928	82.037	9.675	-1.063
0°07	SIGMA	0.005	169.6	7.549	7.119	1.730	6.082	0.763	0.079
T _A = 70°C	MEAN	0.002	-55.021	9.131	8.651	15.407	80.123	8.100	-0.991
T _A = 25°C	SIGMA	900.0	11.827	3.841	1.941	1.643	6.419	0.854	0.074
	MEAN	0.002	-66.663	2.396	1.741	15.775	82.133	8.965	-1.034
MANUFACTURER'S TEST LIMITS	MAX	1.0	-400	100	90				-1.5
MANUF	MIN								
PARAMETER		IIH	1,1,1	Гонг	1012	1001	lcc2	1,003	VIC(NEG)

TABLE 6-9. FAIRCHILD 93481 ELECTRICAL CHARACTERIZATION - FUNCTIONAL TESTS

UNITS				S.	1			-	-Sn		Su		_			Şu
ာ့	SIGMA			6.488	6.799	7 283	290.7	6.788	7.344		0.236	0.236	0.236	1.823	2.136	1.211
J. 0 = V_	MEAN			75.706	74.353	74 882	75 353	75.294	76.059		20.059	20.059	20.029	19.176	16.706	19.941
၁့	SIGMA			3.906	3.248	3 658	3 496	4.815	3,389		2.201	2.467	4.409	2.859	4.821	4.199
T _A = 70°C	MEAN			82.591	81.227	80 727	70 05	78.773	79.136		20.864	21.227	22.545	20.909	20.182	22.091
25°C	SIGMA			4.159	3.847	3.972	7 450	5.191	6.921		000.0	0.000	907.0	0.771	2.766	0.674
TA = 25°C	MEAN			76.478	75.739	75 826	75 301	75.217	74.435		20.000	20.000	20.043	19.565	17.217	19.739
MANUFACTURER'S TEST LIMITS	MAX		75	•				-	7,5					10000		
MANUFA	MIN									25	+			,	_	25
PARAMETER		READ/WRITE	tCAA	GALPAT	GALWRT	POWDAT	MADOL	ADDCOMP	SHIFTING	13	GALPAT	GALWRT	POUDAT	MARCH	ADDCOMP	SHIFTING

V_{CC} = 4.75 Vdc

TACLE 6-10. FAIRCHILD 93481 PATTERN EFFECTIVENESS

					PERC	ENT F	AILUR	E DETE	PERCENT FAILURE DETECTED BY PATTERN	PATTE	RN				
	FAILURE			TA	7A = 70°C	၁					1	TA = 0°C	္		
PARAMETER	nS	СР	GW	3	~	R M A		SO	GP GP	35	3	æ	Σ	A	SD
READ/WRITE														7.3	
tCAA	>200	100	100 100 100 100	100	100	100			100		100	100 100 100 100 100	100	100	100
t w	<50	100	100 100 100 100 100	100	100	100		1000	100	100 100 100 100 100	100	100	100	100	100
NUMBER OF DEVICE FAILURES AT TA					1							9			

NOTES:

1. GP - GALPAT
GW - GALWRT
W - WALKING
R - ROWPAT
M - MARCH
A - ADDCOMP
SD - SHIFTING DIAGONAL

NO FAILURES AT TA = 25°C

3. WORST CASE SUPPLY VOLTAGE $V_{CC} = 4.75v$

TABLE 6-11. FAIRCHILD 93481 ELECTRICAL CHARACTERIZATION - DYNAMIC TIMING TESTS

DARAMETER	MANUFACTURER' TEST LIMITS	MÁNUFACTURER'S TEST LIMITS	T _A = 25°C	J.5:	T _A = 70°C	J.01	$T_A = 0^{\circ}C$	U	2 1
	MIN	MAX	MEAN	. SIGMA	MEAN	SIGMA	MEAN	SIGMA	2110
READ/WRITE									
tAS	0		000 0	0.000	0.273	0.924	0.071	0.593	NS .
tAH	45		29.904	3.118	26.145	2.508	39.314	3.639	S _I
twsDE	45		19.791	6.001	24.673	8.071	18.571	4.364	Sn.
тмнр	35		9.757	2.528	10.291	2.868	9.329	2.761	Sn
READ/MODIFY/WRITE									
tcaa		75	250.69	6.237	73.191	4.846	68.957	8.052	Sn
, T	52		17.783	3.567	20.973	960.5	15.429	2.638	Su
tcsA		40	35,113	1.662	35,364	1.373	38.914	2.902	Sn

VCC = 4.75 Vdc

TABLE 6-12. FAIRCHILD 93481 DYNAMIC TIMING EFFECTIVENESS

	FAILURE					DETECTED	BY PARA				KN
	CRITERIA			= 70			A THE STATE OF THE		= 0°(
PARAMETER	113	GP	R	М	A	SD	GP	R	М	Α	SD
READ/WRITE		0.30									
udited the last of							78	70	70	70	
^t AS	< 9						/8	78	78	78	56
t _{AH}	< 59						67	78	78	78	56
twsDE	<120	100	100				78	67	78	67	67
t _{WHD}	< 35						44	44	44	44	56
READ/MODIFY/WRITE											
t _{CAA}	>200						56	56	56	56	56
tw	< 50						56	56	56	56	56
t _{CSA}	> 80						56	56	56	56	56
PERCENT OF FAILED DEVICES DETECTED BY PATTERN		100	100				89	89	89	78	67
NUMBER OF FAILED DEVICES AT TA				1					9		

1. GP - GALPAT
R - ROWPAT
M - MARCH
A - ADDCOMP
SD - SHIFTING DIAGONAL

2. NO FAILURES AT $T_A = 25$ °C

3. WORST CASE SUPPLY VOLTAGE: $V_{CC} = 4.5V$

Discussions with the manufacturer about the inability of these parts to meet his catalog specifications revealed that he has redesigned the part using smaller element geometries. He stated that the new parts should meet the catalog specifications, especially the 75 nS access time requirement. However, he has no current plans to design a part capable of operation at -55°C.

- 6.2.4 <u>Threshold Tests</u> Threshold voltage test results are summarized in Table 6-13, and are discussed in paragraph 9.2.
- 6.2.5 <u>Refresh Tests</u> Refresh time test results are summarized in Table 6-14. As was the case with the TMS4050, there is wide spread in the distribution of parameter values, suggesting that the processes affecting this parameter are not well controlled.

TABLE 6-13. FAIRCHILD 93481 ELECTRICAL CHARACTERIZATION - THRESHOLD TESTS

PARAMETER		CTURER'S LIMITS	T _A	= 25°C	T _A	= 70°C	T _A	= 0°C	UNITS
	MIN	MAX	MEAN	SIGMA	ME AN	SIGMA	MEAN	SIGMA	
V _{TH1}	-	-	1.879	0.046	1.671	0.035	2.100	0.108	Vdc
v _{THO}	1	-	1.146	0.113	1.018	0.060	1.299	0.041	Vdc

 $V_{CC} = 4.75 \text{ Vdc}$

TABLE 6-14. FAIRCHILD 93481 ELECTRICAL CHARACTERIZATION - REFRESH TESTS

PARAMETER		CTURER'S LIMITS	T _A =	= 25°C	T _A =	70°C	T _A	= 0°C	UNITS
	MIN	MAX	MEAN	SIGMA	MEAN	SIGMA	MEAN	SIGNA	
t _{REF} V _{CC} = 4.75v	-	2	147.120	143.715	43.617	81.274	271.213	151.089	mS
t _{REF} V _{CC} = 5.25v	.0 2	2	187.173	139.990	46.510	89.908	340.336	94.926	mS

6.3 AM9140 TEST RESULTS

- 6.3.1 <u>DC Parameters</u> The AM9140 dc parameter test results are shown in Table 6-15. All of the measured parameter values are well within the limits contained in MIL-M-38510/237, and the limits for I_{CC} could be tightened. Electrical tests of a 120 piece lot of AM9140s for another RADC program (Contract No. F30602-78-C-0014) confirmed that the maximum values specified for I_{CC} could be reduced with no increase in yield loss.
- 6.3.2 Functional Tests The results of t_A and t_W measurements performed while running functional tests with seven patterns are shown in Table 6-16. Examination of the mean values of access time obtained with each pattern shows no important pattern related variations for five of the seven patterns. However, the mean values of t_A obtained while running the Galwrt and Shifting Diagonal patterns are respectively 5% and 15% lower than the mean values of t_A obtained with the other five patterns. Without specific knowledge of where the access time variations are occurring on the chip, it is difficult to speculate why the Galwrt and Shifting Diagonal patterns yield lower access times than the other patterns.

Two of the AM9140 memories were nonfunctional at -55°C and 125°C, and as shown in Table 6-17, neither of the failures was detected with the Shifting Diagonal pattern. All failures were detected by the Galpat, Galwrt, Walking and March patterns.

- 6.3.3 <u>Timing Parameters</u> A summary of the AM9140 timing parameter measurements is provided in Table 6-18. All of the timing parameter distributions are well within the MIL-M-38510/237 limits, and the limits for output off delay (t_{CF}) and data setup time (t_{DS}) could be more stringent if desired. Three timing parameter failures were noted at 125°C, and as shown in Table 6-19, all were detected by all patterns except the Shifting Diagonal.
- 6.3.4 <u>Threshold Tests</u> Results of the threshold voltage tests are summarized in Table 6-20, and are discussed in paragraph 9.2.

TABLE 6-15. ADVANCED MICRO DEVICES AM9140 ELECTRICAL CHARACTERIZATION - DC TESTS

2 631 - A'	2,52	TA = -55°C	ე, 99-	UNITS
MEAN	SIGMA	MEAN	SIGMA	
0.039 0.050	0.010	0.050	0.015	µAdc
2.645	2.672	2.125	2.287	1 Adc
2.630	5.699	2.110	2,303	MAdc.
_	1.739	1.625	1.900	MAdc.
2.530	2.819	2.015	2,399	HAdc.
0.016 0.090	0.015	0.070	0.025	MAdc.
060.0	0.021	0.070	0.025	MAdc.
	0.021	0.070	0.025	"Adc
_	0.036	0.070	0.034	mAdc
100	7.096	50.050	16.266	mAdc
	6.736	47.400	15.827	mAdc
17	5.213	34.950	11.677	mAdc
	4.462	25.050	8.601	mAdc
0.136 3.908	0.128	3.952	0.158	Vdc
-	0.114	2.836	0.103	Vdc
_	0.025	0.146	0.056	Vdc
	0.033	0.174	0.071	Vdc
	0.231	_	0.033	0.033 0.174

TABLE 6-16. ADVANCED MICRO DEVICES AM9140 ELECTRICAL CHARACTERIZATION - FUNCTIONAL TESTS

PARAMETER	MIL-M TEST	MIL-M-38510/237 TEST LIMITS	T _A = 25°C	25°C	T _A = 125°C	25°C	T _A = -55°C	.55°C	UNITS
	MIN	MAX	MEAN	SIGMA	MEAN	SIGMA	MEAN	SIGMA	
READ/WRITE									
t A		200							
GALPAT		-	221.656	28.982	280.567	35.829	179.267	24.704	nS .
GALWRT			211.500	25.015	267.133	28.935	169.633	21.715	-
WALKING			223.312	29.084	284.037	36.783	179.800	24.752	
ROWPAT			222.344	28.774	282.667	36.572	178.200	24.368	
MARCH			222.875	28.821	283.567	36.718	178.833	24.420	_
ADDCOMP		-	221.875	28.934	285.200	28.135	178.267	24.564	-
SHIFTING		200	191.750	22.871	239.300	22.939	152.967	20.292	-2
	200								
GALPAT	-		41.813	8.442	53,300	8.059	32.200	7.670	Su
GALWRT			42.000	8.821	53.467	8.172	32.300	7.651	-
WALKING			42.063	8.824	53,167	8.588	32.433	8.555	_
ROWPAT			41.969	8.557	53,600	8.164	32.233	7.800	
MARCH			41.938	8.718	53,500	8,165	32.167	7.840	
ADDCOMP	-		38.250	6.538	51,700	5.261	29.833	6.476	-
SHIFTING	200		41.781	8.298	54.867	5.904	31.967	7.190	-2 -2

VCC = 4.5 Vdc

TABLE 6-17. ADVANCED MICRO DEVICES AM9140 PATTERN EFFECTIVENESS

					PERCEN	T FAI	LURE	PERCENT FAILURE DETECTED BY PATTERN	D BY	PATTER	N2			
	CRITERIA			1 A	r _A = 125°C					TA =	7 = -55°C	J.		
PARAMETER	S	9	M 5	3	GP GW W R · M A SO	A	SO	MS dS	NS CM	3	œ	K R A	4	So
READ/WRITE			Ŷe.						1					
t A	006 <	100	100 100 100	100	100	20		100	100	100 100 100 50 100	20	100	20	
.₹	<300	100	100 100 100	100	100	100 50		100	100	100 100 100 50 100	20		20	
NUMBER OF DEVICE FAILURES AT T _A		\$ 100 m	A 3 14		2						2			

1. GP - GALPAT
GW - GALWRT
W - WALKING
R - ROWPAT
M - MARCH
A - ADDCOMP
SD - SHIFTING DIAGONAL

NO FAILURES AT TA = 25°C 2.

3. WORST CASE SUPPLY VOLTAGE: V_{CC} = 4.5V

TABLE 6-18. ADVANCED MICRO DEVICES AM9140 ELECTRICAL CHARACTERIZATION - DYNAMIC TIMING TESTS

	MIL-M-38510/237	510/237	,	0		2000		000	
PARAMETER	TEST L	TEST LIMITS	JA = 25-L	25-C	J-621 = A1	J-671	A = -55-C	7-66-	UNITS
	MIN	MAX	MEAN	SIGMA	MEAN	SIGMA	MEAN	SIGMA	
READ/WRITE									
tCF		200	81.467	0.890	95.472	908*9	82.564	698-9	Su
t _{C0}		220	98.933	13.254	13.254 137.752	26.184	83.171	17.248	Sn
t _{DM}	0		16.667	10.575	13.616	20.081	16.471	11.874	Su
, t		250	116.000	4.002	4.002 155.464	17.088	101.007	11.509	Su
tos	200		34.000	1.713	58.528	6.789	37.971	7.090	Su
ф	0		-20.333	0.597	0.597 -15.696	6.855	-18.864	2.309	Su
READ/MODIFY/WRITE									
tA		200	221.400	9.623	9.623 270.408	34.121	174.250	26.192	Sn
t,	200		36.867	2.247	51.048	8.503	30.771	6.544	Sn
	1								

 $V_{CC} = 4.75 \text{ Vdc}$

TABLE 6-19. ADVANCED MICRO DEVICES AM9140 DYNAMIC TIMING EFFECTIVENESS

	FAILURE				E DETE	
	CRITERIA		TA	= 12	5°C	
PARAMETER	lis .	W	R	М	A	SD
READ/WRITE						
t _{CF}	>200	67	67	67	67	
t _{DM}	₹320	33	33	33	33	
t _{DH}	<200	67	67	67	67	67
READ/MODIFY/WRITE						
t _A	>330	67	67	33	33	
PERCENT OF FAILED DEVICES DETECTED BY PATTERN		100	100	100	100	67
NUMBER OF FAILED DEVICES AT TA				3		

1. W'- WALKING
R - ROWPAT
M - MARCH
A - ADDCOMP
SD - SHIFTING DIAGONAL

2. NO FAILURES AT T_A = 25°C and T_A = -55°C

3. WORST CASE SUPPLY VOLTAGE: $V_{CC} = 4.5V$

TABLE 6-20. ADVANCED MICRO DEVICES AM9140 ELECTRICAL CHARACTERIZATION - THRESHOLD TESTS

PARAMETER	MIL-M-3 TEST L	8510/235 IMITS	T _A =	25°C	T _A =	85°C	TA = -	-55°C	UNITS
	MIN	MAX	MEAN	SIGMA	MEAN	SIGMA	MEAN	SIGMA	yada
v _{TH1}	-		1.587	0.074	1.527	0.067	1.674	0.076	Vdc
v _{THO}	-	-	1.472	0.080	1.381	0.071	1.510	0.104	Vdc

 $v_{CC} = 4.5 \text{ Vdc}$

6.4 MWS5501 TEST RESULTS

- 6.4.1 <u>DC Parameters</u> Results of MWS5501 dc parameter tests are shown in Table 6-21. With the exception of the I_{DDH} and I_{DDL} parameters, the distribution of parameter values were well within the manufacturer's specified limits. The distribution of I_{DDH} and I_{DDL} values below one milliamp were also within the manufacturer's limits ($I_{DDH} \leq 500~\mu\text{A}$ and $I_{DDL} \leq 200~\mu\text{A}$), but approximately 30% of the parts displayed I_{DD} values greater than one milliamp at 85°C.
- 6.4.2 <u>Functional Tests</u> Selected results of t_{RA} and t_W measurements performed while running functional tests with seven patterns are shown in Table 6-22. With the exception of the t_{RA} values obtained at 85°C while running the Walking pattern at 9.5 Vdc and 10.5 Vdc, there are no pattern-related variations in the 10 volt results. The values of t_{RA} obtained at 10 Vdc with the Walking pattern are slightly higher than the values obtained with the other six patterns for the reasons previously discussed.

The 5 Vdc results show a wide variation (20 nS) in the mean values of t_{RA} at 55°C. The maximum mean t_{RA} value of 152 nS was obtained with the Galpat pattern, and the minimum t_{RA} value of 132 nS was obtained with the Shifting Diagonal pattern.

A total of nine parts were also nonfunctional at 85°C with $V_{DD}=10.5$ Vdc, and as shown in Table 6-23, were only detected with the Walking pattern. At -55°C, there were two nonfunctional devices with $V_{DD}=4.75$ Vdc. Both of these failures were detected with a March pattern. One of the failures was also detected with the Addcomp pattern.

6.4.3 <u>Timing Parameters</u> - A summary of the timing parameter measurements is provided in Table 6-24. These measurements were performed at the lower voltage conditions (9.5 Vdc and 4.75 Vdc) where the access time parameter is

TABLE 6-21. RCA MWS5501 ELECTRICAL CHARACTERIZATION - DC TESTS

PARAMETER	MANUF	MANUFACTURER'S TEST LIMITS	T _A =	= 25°C	T _A =	= 85°C	T _A =	T _A = -55°C	UNITS
	MIN	MAX	MEAN	SIGMA	MEAN	SIGMA	MEAN	SIGMA	
IIH		1.0	0.119	0.467	0.242	0.510	0.109	0.320	mAdc .
In		-1.0	0.004	0.259	-0.117	0.329	0.012	0.222	mAdc .
наа _т		200	53.460	41.844	151.933	55.800	43.454	52.913	mAdc .
100L		200	5.702	10.016	59.933	17.384	4.347	11.914	µAdc
V _{OH1}	•	•	9.497	0.029	9.495	0.035	9.497	0.030	Vdc
V _{ОН2}			9.325	0.037	9.283	0.039	9.372	0.031	Vdc
V _{ОНЗ}			4.617	0.018	4.584	0.021	4.662	0.012	Vdc
V _{ОН4}		•	4.765	0.012	4.764	0.009	4.765	0.010	Vdc
V _{OL1}		0.1	0.005	0.016	900.0	0.017	0.005	0.016	Vdc
VOL2		0.4	0.168	0.021	0.199	0.021	0.131	0.017	Vdc
V _{0L3}		0.4	0.159	0.044	0.180	0.017	0.120	0.015	Vdc
V _{OL4}		0.1	0.001	900.0	0.001	900.0	0.001	0.005	Vdc
VIC(POS)		•	1.404	0.186	1.363	0.196	1.449	0.179	Vdc
VIC(NEG)	•	•	-1.389	0.182	-1.350	0.193	-1.440	0.171	Vdc

TABLE 6-22. RCA MWS5501 ELECTRICAL CHARACTERIZATION - FUNCTIONAL TESTS

PARAMETER		ACTURER'S LIMITS	T _A =	25°C	T _A = 85	5°C	T _A = -	55°C	UNITS
	MIN	MAX	MEAN	SIGMA	MEAN	SIGMA	MEAN	SIGMA	
READ/WRITE									
t _{RA} , 10.5V		125		3 8		4 4 4			
GALPAT GALWRT WALKING ROWPAT			75.304 73.130 74.870 75.348	6.382 5.294 6.879 6.491	83.923 81.615 88.615 83.769	5.851 5.122 7.354 5.925	68.190 63.333 67.095 67.571	6.284 4.714 6.338 6.344	nS
MARCH ADDCOMP SHIFTING DIAGONAL		125	73.565 74.304 73.739	6.592 6.912 6.828	83.077 82.846 82.846	6.403 6.395 6.323	67.619 66.238 67.000	6.758 6.450 6.466	nS
t _{RA} , 9.54		125		9 8					
GALPAT GALWRT WALKING ROWPAT MARCH			81.130 76.652 80.435 80.652 78.870	6.956 5.631 7.442 6.806 6.930	89.769 85.538 94.154 89.154 88.231	6.303 5.473 6.983 6.274 6.436	73.048 66.000 70.905 72.571 71.000	6.168 5.004 6.428 6.366 6.740	nS
ADDCOMP SHIFTING DIAGONAL		125	79.087 78.739	7.223 7.098	88.154 87.923	6.526 6.244	70.857 71.476	6.678 6.478	nS
t _{RA} , 4.75V		250						6	
GALPAT GALWRT WALKING ROWPAT MARCH ADDCOMP			154.478 154.130 151.478 154.435 148.174 148.348	16.030 16.200 15.434 15.767 15.148 15.092	167.769 168.692 158.692 167.846 164.154 163.385	14.733 15.158 14.922 14.507 14.612 13.904	152,333 135,048 137,048 144,238 131,333 135,143	19.308 12.117 12.702 16.177 11.232 12.957	nS
SHIFTING		250	134.652	13.761	143.692	12.220	132.333	13.003	nS
t _W , 10.5V	45						1591		
GALPAT GALWRT WALKING ROWPAT MARCH ADDCOMP SHIFTING	45		42.957 43.522 44.609 42.826 42.130 41.870 42.957	5.637 5.412 6.232 5.459 5.335 5.472 5.520	49.385 46.077 50.692 45.462 45.231 45.385 45.615	5.610 5.106 6.330 5.154 4.870 5.241 5.001	38.905 39.952 38.952 38.810 39.053 38.667 39.429	4.849 4.786 4.806 4.817 4.946 4.754 4.797	nS nS

TABLE 6-23. RCA MWS5501 PATTERN EFFECTIVENESS

	Γ	T	T	T	·
BY PATTERN	GP GW W R M A SD	100 50	2		
PERCENT FAILURE DETECTED BY PATTERN	$T_A = 85^{\circ}C$ GP GW W R M A SD GP	100	6	100	8
	FAILURE CRITERIA nS	,260 ,260 ,260		<250 <250	
	PARAMETER	READ/WRITE tRA	NUMBER OF DEVICE FAILURES AT TA	READ/WRITE $t_{M} \qquad v_{DD} = 10.5V$ $t_{M} \qquad v_{DO} = 9.5V$	NUMBER OF DEVICE FAILURES AT TA

1. GP - GALPAT
GW - GALWRT
W - WALKING
R - ROWPAT
M - MARCH
A - ADDCOMP
SD - SHIFTING DIAGONAL

2. NO FAILURES AT TA = 25°C

TABLE 6-24. RCA MMS5501 ELECTRICAL CHARACTERIZATION - DYNAMIC TIMING TESTS

PARAMETER	MANUFAC TEST L	MANUFACTURER'S TEST LIMITS	T _A = 25°C	J. S.	TA = 85°C	3.ec	TA = -55°C	2°5°c	STIMI
THE LEW	MIN	MAX	MEAN	SIGMA	MEAN	SIGMA	MEAN	SIGMA	
V _{DD} = 9.5V									
READ/WRITE				Ge .					
tos	3,30		9.792	0.971	10.593	1.140	8.510 17.531	. 0.936	55
DH READ/MODIFY/WRITE									
tos		125	81.084	7.094	90.529	7.984	71.150	6.716	Sn
t KA	45		45.968	6.241	50.243	6.737	41.204	5.312	Sn.
tos	30		9.942	0.982	10.729	1.133	17 531	2 074	2 2
HO ₂	30		17.303	790.4	176.01	2,043	100.11	2.0/4	2
$v_{00} = 4.75v$									
READ/WRITE									2
tos.	200		21.052	5.569	23.343	6.025	19.782	5.678	SE
FOIL	3		561.51	100.0	17.71	2:52	21010	364.6	2
READ/MODIFY/WRITE									
tpA		250	150.877	16.592	162.950	17.712	139.395	17.398	Su
± ± ±	20 05		21.422	9.638	72.250	10.571	60.810	9.461	S S
t DS	20		15.792	3.277	17.300	3.286	14.952	3.676	n.S

typically the largest. However, in light of the pattern sensitivity problems noted at the high voltage condition, test specifications for these parts should include measurements at both the high and low voltage conditions using a Walking pattern. Examination of the mean and standard deviation of the timing parameter values shows that the distributions are within the manufacturer's specifications, although three failures were detected (two at 85°C and one at -55°C). As shown in Table 6-25, the 85°C failures were detected by only the Walking pattern, and the single -55°C failure was only detected by the March pattern. These results are in agreement with the functional test results.

6.4.4 <u>Threshold Tests</u> - Results of the threshold voltage tests are summarized in Table 6-26, and are discussed in paragraph 9.2.

TABLE 6-25. RCA MWS5501 DYNAMIC TIMING EFFECTIVENESS

	FAILURE	PERCENT FAILURE DETECTED	
PARAMETER	CRITERIA nS	T _A = 85°C GP GW W R M A SD	T _A = -55°C GP GW W R M A SD
V _{DD} = 9.5V	2) 56(00)	throe failures were es	citacations, although
READ/WRITE	97 BH 291	#1181 0088 5H2 (55-0)	Tuta AS shown in lab
t _{DS}	<200	100	sang partern, and the Sern, These results
^t DH	<170	100	
READ/MODIFY/WRITE	as they be	oncernit and to eliterate	- gizel blom grdf #2
^t _{RA}	>260	100	S one the Lag-Braidel
tw	<250	100	
^t DS	<170	100	
^t DH	<100	100	
V _{DD} = 4.75V			
READ/WRITE			
t _{DS}	<200		100
t _{DH}	<170		. 100
READ/MODIFY/WRITE			
t _{RA}	>260		100
tw	<250		100
^t DS	<170		100
^t DH	< 100		100
NUMBER OF FAILED DEVICES AT TA		2	1

- 1. GP GALPAT
 GW GALWRT
 W WALKING
 R ROWPAT
 M MARCH
 A ADDCOMP
 SD SHIFTING DIAGONAL
- 2. NO FAILURES AT $T_A = 25^{\circ}C$

TABLE 6-26. RCA MWS5501 ELECTRICAL CHARACTERIZATION - THRESHOLD TESTS

ins CDP1024 is not not required within the continue to the 10055501

PARAMETER	MANUFAC TEST L	TURER'S	T _A =	25°C	T _A =	85°C	TA =	-55°C	UNITS
	MIN	MAX	MEAN	SIGMA	MEAN	SIGMA	MEAN	SIGMA	1949
V _{THP} V _{DD} = 9.5v	-	-	5.378	0.232	5.415	0.213	5.422	0.282	Vdc
V _{THN}	rs. 10	-	2.686	0.179	2.550	0.132	2.823	0.138	Vdc
$V_{DD} = 9.5v$	of Section	10-12-3		10.6	3 100	969. da		3 186	
v_{THP} $v_{DD} = 4.75v$	-	-	2.682	0.085	2.637	0.077	2.673	0.081	Vdc
v _{THN} v _{DD} = 4.75v	-	-	1.266	0.395	1.251	0.282	1.655	0.154	Vdc

6.5 CDP1821 TEST RESULTS

The CDP1821 is the microprocessor family designation for the MWS5501 memory, and is essentially the same chip. The CDP1821 is rated by the manufacturer as a 125°C part, but the 85°C limits for virtually all parameters have been relaxed to allow specification at 125°C. Comparison of the MWS5501 specification (85°C) with the CDP1821 specification (125°C) reveals that: a) I $_{\rm IH}$ has been increased from 1 $\mu{\rm A}$ to 10 $\mu{\rm A}$, b) I $_{\rm DDH}$ has been increased from 500 $\mu{\rm A}$ to 1500 $\mu{\rm A}$, and c) t $_{\rm RA}$ has been increased from 125 nS to 350 nS.

The dc parameter, functional, and timing parameter test results shown in Tables 6-27 through 6-31 are similar to those obtained with the MWS5501. Generally, the manufacturer's specification changes to permit 125°C operation appear warranted, but the magnitude of the changes may be excessive. MIL-M-38510 specification limits could probably be tighter than the manufacturer's catalog limits.

The extreme pattern sensitivity noted with the MWS5501 at high temperature and high voltage was not observed with the CDP1821. However, based on the two CDP1821 failures observed, it still appears that the Walking pattern is the most effective pattern for these parts.

TABLE 6-27. RCA CDP1821 ELECTRICAL CHARACTERIZATION - DC TESTS

PARAMETER	MANUF	MANUFACTURER'S TEST LIMITS	= A ^T	T _A = 25°C	J ₈ = 81	ე_98	T _A = 125°C	125°C	UNITS
	MIN	MAX	MEAN	SIGMA	MEAN	SIGMA	MEAN	SIGMA	
ні		10	0.105	0.150	0.187	168.0	0.462	999*0	µAdc.
1,1,1		-10	0.041	0.054	-0.034	0.097	-0.297	0.145	µAdc
Горн		1500	78.124	54.602	204.200	120.681	523.600	195.693	µAdc
IDDL		800	25.210	24.267	101.600	72.107	306.800	125.781	µAdc
VOH1		•	9.520	000.0	9.514	0.010	9.510	0.010	Vdc
V _{ОН2}			9.346	0.011	9.312	0.007	9.288	0.016	Vdc
V _{ОНЗ}		•	4.630	0.011	4.598	0.012	4.582	0.009	.Vdc
V _{ОН4}			4.770	000.0	4.770	000.0	4.768	0.007	Vdc
V _{0L1}	(il)	0.1	0.018	0.004	0.018	0.004	0.020	000.0	Vdc
V _{0L2}		0.5	0.182	0.013	0.216	0.017	0.236	0.017	Vdc
V _{0L3}		0.4	0.157	0.020	0.185	0.022	0.205	0.025	Vdc
V _{0L} 4		0.1	0.003	000.0	0.003	0.000	0.003	0.001	. op,
VIC(POS)		•	1.420	0.093	1.371	960.0	1.326	0.097	Vdc
VIC(NEG)	•	•	-1.363	0.094	-1.319	0.098	-1.277	660*0	Vdc

TABLE 6-28. RCA CDP1821 ELECTRICAL CHARACTERIZATION - FUNCTIONAL TESTS

PARAMETER		ACTURER'S LIMITS	T _A =	25°C	T _A = 85	°C	- T _A = 1	25°C	UNITS
	MIN	MAX	MEAN	SIGMA	MEAN	SIGMA	MEAN	SIGMA	
READ/WRITE									
t _{AA} , 10.5V		350							
GALPAT GALWRT WALKING ROWPAT		8 8	61.000 56.400 59.800 61.000	3.521 3.441 3.125 3.397	69.200 64.200 70.400 69.200	3.487 3.919 2.653 3.487	76.600 71.000 83.400 76.600	3.555 4.243 4.842 4.030	nS
MARCH ADDCOMP SHIFTING DIAGONAL		350	59.000 60.000 59.800	3.347 3.950 3.869	66.600 68.200 68.200	2.938 3.599 3.486	77.200 76.000 76.600	5.193 3.950 3.136	nS
tAA, 9.5V		350							
GALPAT GALWRT WALKING ROWPAT			66.400 61.000 65.000 66.200	5.004 4.690 4.604 4.834	75.000 68.600 76.600 74.000	5.177 4.800 4.758 5.344	83.000 75.000 90.800 81.800	5.477 4.690 5.308 5.231	nS
MARCH ADDCOMP SHIFTING DIAGONAL		350	63.000 62.800 65.400	4.100 4.579 5.004	72.200 71.000 73.000	4.215 3.950 4.858	85.400 79.000 81.400	6.312 3.949 4.799	nS
tAA, 4.75V		560	4.						
GALPAT GALWRT WALKING ROWPAT MARCH		3,0	156.800 141.000 146.600 153.800 137.600	24.473 12.932 18.250 22.850 14.208	158.400 152.800 169.600 158.200 150.800	18.779 12.319 16.836 18.925 14.810	175.200 161.000 209.600 172.400 168.000	20.123 10.295 21.464 19.946 18.176	nS
ADDCOMP SHIFTING DIAGONAL		560	142.000 139.000	15.925 17.574	152.400 147.000	14.178 13.070	177.800 173.400	15.767 15.653	nS
t _w , 10.5V	140						¥ 98.		
GALPAT GALWRT WALKING ROWPAT			36.000 36.200 36.000 35.800	0.633 0.748 0.633 0.748	38.800 39.000 38.800 38.600	1.166 1.265 1.166 1.019	43.800 41.800 42.200 44.400	1.166 1.166 0.746 1.200	nS
MARCH ADDCOMP SHIFTING DIAGONAL	140		36.200 35.800 36.400	0.979 0.748 0.801	38.800 38.800 39.600	1.166 1.327 1.356	41.400 43.400 42.000	0.801 0.799 1.265	nS

TABLE 6-29. RCA CDP1821 PATTERN EFFECTIVENESS

	- FAILURE	PERC	ENT FA	ILURE	DETE	CTED	BY PA	TTER
	CRITERIA			TA	= 25°	C		
PARAMETER	113	GP	GW	W	R	М	Α	SD
READ/WRITE	8701							
t _{AA} V _{DD} = 5.25V	>260			100				
t _{AA} V _{DD} = 4.75V	>260	100		100				
NUMBER OF DEVICE FAILURES AT TA					1			

1. GP - GALPAT
GW - GALWRT
W - WALKING
R - ROWPAT
M - MARCH
A - ADDCOMP
SD - SHIFTING DIAGONAL

2 NO FAILURES AT T_A = 85°C AND T_A = 125°C

TABLE 6-30. RCA CDP1821 ELECTRICAL CHARACTERIZATION - DYNAMIC TIMING TESTS

	UNITS				5 5 5	হ হ হ হ হ			555		25 25 25 25	Sn Sn
	25°C	SIGMA			5.041 0.963 0.436	5.638 0.557 1.832 0.853 1.062			24.823 1.352 1.200		24.874 1.389 2.477	1.095
	T _A = 125°C	MEAN	841.3%		79.700 12.650 10.100	80.200 24.300 44.800 11.150 10.650		14	182.500 16.350 14.400		182.650 36.350 69.150	17.000
	35°C	SIGMA		1211	3.542 0.592 0.300	4.080 0.478 1.549 0.625 0.805	A.3 .85		18.028 2.535 0.942		17.490 1.546 3.285	2.397 0.921
	T _A = 85°C	MEAN		*	71.500 11.500 9.900	72.050 23.650 40.000 9.900 10.050			158.700 16.150 13.250		34.900 34.900 62.900	16.450
	2°C	SIGMA			3.486 0.589 0.433	3.468 0.489 0.917 0.740 1.043			21.186 3.978 0.910		20.365	3.980
	T _A = 25°C	MEAN			63.050 10.550 9.750	62.850 22.600 35.600 8.950 9.750			147.300 16.350 12.150		146.400 32.900 54.200	16.400
Tunging	MANUFACIURER'S TEST LIMITS	MAX			350	350			260		999 260	
A Linear	MANUFAC TEST L	MIN			140	140 140 56			420 119		420	420 119
	PARAMETER		V _{DD} = 10.5V	READ/WRITE	tAA tDS DH READ/MODIFY/WRITE	C E E S S S S S S S S S S S S S S S S S	V _{DD} = 4.75V	READ/WRITE	tAA tos toh	READ/MODIFY/WRITE	A N	tw tos ton

TABLE 6-31. RCA CDP1821 DYNAMIC TIMING EFFECTIVENESS

Tures's sepectification	FAILURE CRITERIA	PERCENT FAILURE DETECTED BY PARAMETER AND PATTERN
PARAMETER	nS	T _A = 25°C GP W R M
V _{DD} = 5.25V		
READ/MODIFY/WRITE		
t _{AA}	>250	100
t _{DS}	< 50	100
t _{DH} READ/MODIFY/WRITE	< 50	100
V _{DD} = 4.75V		
t _{AA}	>250	100 100
t _{DS}	< 50	100 100
^t DH	< 50	100 100
NUMBER OF FAILED DEVICES AT TA		1

1. GP - GALPAT W - WALKING R - ROWPAT M - MARCH


2. NO FAILURES AT T_A = 85°C and T_A = 125°C

6.6 CCD450 TEST RESULTS

The results of the limited testing (two devices) performed with the CCD450 dynamic shift register are summarized in Tables 6-32 through 6-34. In addition to the previously noted requirement for a 50 nS phase 2 clock rise time and possible sensitivity to the Altwor pattern, the CCD450 test results suggested that the parts do not meet the manufacturer's specification for t_{SW} and t_{SWD} . Since the CCD450 is no longer being manufactured, no further tests were performed.

TABLE 6-32. FAIRCHILD CCD450 ELECTRICAL CHARACTERIZATION - DC TESTS

PARAMETER TEST LIMITS MIN MAX I H1 10	MITS MAX	T _A = 25°C	2030					
	MAX 10	MEAN	2 62	_ A	TA = 55°C	T = A	$T_A = 0^{\circ}C$	UNITS
тн1	10	MEAN	SIGMA	MEAN	SIGMA	MEAN	SIGMA	
		0.050	000.0	0.050	00000	0.050	00000	μА
IHZ	2	1.300	000.0	1.150	000.0	1.180	0.035	Ā
ІІНЗ	9	3.700	0.141	3.530	0.106	3.880	0.106	Ą
100	18	1.860	0.397	1.840	0.427	1.910	0.544	Am M
9 John 201	2000	0.493	0.033	0.445	0.026	0.463	0.015	h.A
188	97	-0.595	0.021	-0.470	00000	069.0-	0000	μА
V _{OH} 2.4	**	4.020	0.000	3.960	0.064	4.080	0.071	Vdc
V _{OL}	0.4	0.7308	0.036	0.238	0.330	0.189	0.034	Vdc



FAIRCHILD CCD450 ELECTRICAL CHARACTERIZATION - FUNCTIONAL TESTS TABLE 6-33.

-	UNITS	1997	nS L	-			-S		Si-			-	-Sr
7°0 = AT	SIGMA		3.889	2.828	3.818	3.818	3.535		3.536	2.899	3.182	3.323	3.253
_ A_	MEAN	200	129.250	130.500	130.200	130,200	131.000	15,050	129.000	130.550	130.250	130.850	130.800
ე. 99	SIGMA		4.243	4.243	20.577	1	3.606		4.950	4.950	4.879	4.243	4.243
T _A = 55°C	MEAN	0.000	151,500	152.500	164.250	•	153.950	0.00	151.000	152,000	152.050	152.500	153.500
T _A = 25°C	SIGMA	0.870	2.657	5.303	4.950	4.950	5.586		5.657	5.586	5.233	4.950	5.303
T _A =	MEAN	040000	135.500	136.750	137.000	137.000	137.550	0.000	135.500	136.550	136.800	137.000	137.350
TURER'S IMITS	MAX		180	1		-	180		180	4		-	180
MANUFACTURER'S TEST LIMITS	MIN												
PARAMETER		tRA(R/W)	SCAN	CBOARD1	CB0ARD2	ALTWOR	SRWALK	tRA(RMW)	SCAN	CB0ARD1	CBUARD2	ALTWOR	SRWALK

TABLE 6-34. FAIRCHILD CCD450 ELECTRICAL CHARACTERIZATION - DYNAMIC TIMING TESTS

MANIFAC	THREE'S							
TEST L	TEST LIMITS	, A	TA = 25°C	T	TA = 55°C	[⊥] ∀	J.0 = V	UNITS
MIN	MAX	MEAN		SIGMA MEAN	SIGMA		SIGMA	
Popular Popular			evo Milo		n isan	no i	hers hers	
100		116.000		4.243 139.000 15.556 113.000	15.556	113.000	4.243	nS Su
20	ilabus (2017)	64.000		1.414 105.500 62.933 69.000	62.933	000.69	2.828	NS.

7.0 BURN-IN/LIFE TEST CIRCUIT EVALUATIONS

The purpose of the burn-in/life test circuit evaluations was to formulate effective MIL-M-38510 screening circuits. One dynamic and three static circuit configurations were evaluated by operating each memory type at ambient temperatures between 25°C and 125°C. Following this evaluation, a single circuit was selected for a burn-in/life test circuit verification test. The verification test consisted of operating three of each memory type for 72 hours at 125°C in the selected bias circuit. Electrical performance measurements after cool-down to room temperature with bias applied validated that the selected circuit was acceptable, and did not induce undesired failure modes. During the burn-in/life test evaluations, the criteria for an acceptable static bias circuit was: a) no thermal runaway, b) no excessive current densities, and c) no abrupt changes in an output voltage state over the 25°C to 125°C temperature range. An acceptable dynamic bias circuit was also required to meet these criteria. In addition, the memory must remain functional in the dynamic bias circuit at temperatures between 25°C and 125°C. During all evaluations, the device power supply and output voltages were recorded. Appropriate waveform photographs were also taken of memory operation in the dynamic bias circuits.

The three static burn-in circuits were selected from the device truth table combinations and included the read mode, write mode, and high output impedance or standby mode. Address pins were biased with $V_{\rm CC}$ and $V_{\rm SS}$ (GND), and device outputs were unloaded. The dynamic burn-in circuit operated the devices in the read/ modify/write mode with a checkerboard pattern, and a 30 pF load. This mode of operation closely approximates memory usage conditions and exercises all portions of the memory. During both the static and dynamic circuit evaluations, devices were stressed with the maximum rated operating voltage in the temperature range from 25°C to 125°C.

All of the circuits evaluated operated satisfactorily at 125°C. Thus, selection of burn-in circuits for MIL-M-38510 specifications was based on the electrical stress conditions established by each circuit. The dynamic bias circuits were selected for all memory types, since the electrical stresses are similar to usage conditions, and all parts of the memory will be subjected to maximum voltage stress pulses during the burn-in. Static bias circuits will not provide maximum voltage stresses across all gate oxides or pn junctions. However, a static bias test is felt to be more effective for accelerating failures due to ionic contamination, and perhaps both types of tests should be employed. Both types of tests are currently specified in MIL-M-38510 for Class "S" CMOS microcircuits. Thus, both static and dynamic test circuits were selected for the MWS5501 CMOS/SOS memory. A summary of the circuit conditions selected for each memory type is provided in Table 7-1. Details of the MWS5501 static bias circuit configuration are shown in Figure 7-1. Also shown in the figure is a plot of the supply current (I_{DD}) as a function of ambient temperature. Similar information is provided in Figures 7-2 through 7-4 for the other memory types. The circuits shown in these figures were the selected candidates for static bias configurations and could be useful where both static and dynamic biasing is desired.


Three of each memory type were operated in the dynamic bias circuit configuration for 72 hours at 125°C. Photographs of input/output waveforms of typical devices before and after the 72 hour burn-in are presented in Figures 7-5 through 7-7. Following the 72 hour circuit verification test, all devices were subjected to, and passed, electrical performance tests. Thus, all of the selected circuits appear satisfactory for inclusion in MIL-M-38510 specifications.

TABLE 7-1. SUMMARY OF SELECTED BURN-IN/LIFE TEST CIRCUITS

tailings due to junte contantenting, and perhaps hoth types of trate should be

All of the c roults evaluated operated tatisfactorily at 125°C. Thus,

PART TYPE	MAXIMUM OPERATING VOLTAGE	TYPE OF CIRCUIT	MODE OF OPERATING	TEST PATTERN
TMS4050	VDD = 12.6V VBB = -5.5V	DYNAMIC	READ/MODIFY/WRITE	CHECKERBOARD
AM9140	VCC = 5.5V	DYNAMIC	READ/MODIFY/WRITE	CHECKERBOARD
MWS5501	VDD = 10.5V	STATIC DYNAMIC	READ READ/MODIFY/WRITE	N/A CHECKERBOARD
93481	VCC = 5.25V	DYNAMIC	READ/MODIFY/WRITE	CHECKERBOARD







FIGURE 7-1. RCA MWS5501 STATIC BURN-IN CIRCUIT EVALUATION






FIGURE 7-2. TEXAS INSTRUMENTS TMS4050 STATIC BURN-IN CIRCUIT EVALUATION





FIGURE 7-3. ADVANCED MICRO DEVICES AM9140 STATIC BURN-IN CIRCUIT EVALUATION







FIGURE 7-4. FAIRCHILD 93481 STATIC BURN-IN CIRCUIT EVALUATION

PRE BURN-IN



POST BURN-IN





FIGURE 7-5. RCA MWS5501 72 HOUR BURN-IN/LIFE TEST CIRCUIT VERIFICATION





POST BURN-IN





FIGURE 7-6. ADVANCED MICRO DEVICES AM9140 72 HOUR BURN-IN/LIFE TEST CIRCUIT VERIFICATION

PRE BURN-IN



POST BURN IN




FIGURE 7-7. FAIRCHILD 93481 72 HOUR EVEN IN/LIFE TEST CIRCUIT VERIFICATION

8.0 INPUT PROTECTION NETWORK EVALUATION

MOS and CMOS microcircuits normally incorporate circuitry at the input pins to protect the thin gate oxides from transient or static discharge induced damage. The networks typically include resistors, and clamping diodes or clamping transistors. Parasitic capacitors are also present, but may not be shown in manufacturer provided schematics. Input clamp diodes are also incorporated in TTL microcircuits for transient voltage protection. Examination of the NMOS (TMS4050 and AM9140), CMOS (MWS5501) and I^2L (93481) memory types revealed that the input protection networks shown in Figure 8-1 were incorporated in each memory type. No attempt was made to identify the input protection network for the CCD shift register (CCD450) since only limited evaluations were performed with this now obsolete part. Note that the CMOS input is protected from static discharges between the input and ground, and the input and V_{DD} . The NMOS memories only provide protection between the input pins and ground. Additional NMOS protection is not required, since the path between input and $V_{\mbox{\scriptsize DD}}$ is normally a high impedance path. Thus, breakdown of the gate oxide due to transients between an input and V_{DD} will not result in damaged oxide.

The degree of static discharge protection provided by the input networks can be evaluated by applying a voltage pulse to the input pin. The pulse should approximate in magnitude and duration a static discharge pulse that could be experienced during normal device handling. The worst case polarity that will cause damage to either the input stage or the protection circuitry should also be applied. Worst case polarity is the condition that will result in a reverse voltage breakdown of a pn junction since this results in maximum junction power/heating. The input pins, voltage polarities and voltage magnitudes established for testing memory input protection circuitry are shown in Table 8-1. Voltage magnitudes are based on the values contained in MIL-M-38510 specifications for the same or similar parts.




FIGURE 8-1. INPUT PROTECTION NETWORKS

TABLE 8-1. SUMMARY OF ZAP TEST CONDITIONS

DART TYPE	ZAP VOLTAGE	TEST CO	SNOITIONS
PART TYPE	(VOLTS)	+ TERMINAL	- TERMINAL
TMS4050	+150	ADDRESS A _O	v _{ss}
0316	-150	ADDRESS A _O	v _{SS}
Ai-19140	+150	ADDRESS A _O	V _{SS}
	-150	ADDRESS A _O	V _{SS}
MWS5501	+400	V _{DD}	ADDRESS A _O
201	+400	ADDRESS A _O	V _{SS}
93481	+150	ADDRESS A _O	V _{SS}

Static discharge-type pulses were simulated with the circuit shown in Figure 8-2. The values of resistances and capacitance shown in the circuit were selected to represent typical body resistance and capacitance [6]. A typical voltage waveform obtained at the input of a device pin is shown in Figure 8-3.

Following the static discharge (Zap) tests of two of each memory type (CCD450 excluded), parametric and functional tests were performed to determine if device damage was experienced. Results of these tests showed negligible parameter degradation and no functional failures.

POWER SUPPLY ±150 Vdc | 100PF ±20% | DUT

S1 = Hg wetted "chatter free" relay.

FIGURE 8-2. HIGH VOLTAGE ZAP TEST CIRCUIT




FIGURE 8-3. HIGH VOLTAGE ZAP TEST DISCHARGE VOLTAGE

9.0 ANALYSIS OF CHARACTERIZATION TEST RESULTS

Electrical characterization test results were used to compute maximum power dissipation and noise immunity for each memory type. The results were also analyzed in an attempt to determine the optimum set of electrical tests for a MIL-M-38510 specification. The optimum set of tests was initially defined to be the minimum number of tests (minimum test time) required to obtain a 90% test confidence level. Unfortunately, for large memories (RAMs), it is not practical to verify the integrity of all, or even 90% of all possible signal paths, as is typically done with combinatorial logic devices. Thus, a qualitative analysis of test effectiveness was performed.

Included in this section are: a) the results of the power dissipation and noise immunity calculations, and b) discussions of the dc parameter, functional, and timing parameter test results.

9.1 POWER DISSIPATION

Results of the power dissipation calculations are shown in Table 9-1. The average values of the maximum power dissipation at each temperature were obtained from the products of average values of power supply current and maximum value of power supply voltages. The worst case values shown in the table were calculated as the product of average plus 3 sigma values of power supply current and maximum power supply voltage. Worst case values are shown for the ambient temperature condition that results in maximum power dissipation. All of the calculated power dissipation values are for the quiescent state, however, for reference, typical 25°C catalog values of dynamic power dissipation are shown for the CMOS/SOS and CCD memory types (MWS5501, and CCD450).

The CMOS/SOS memory, as expected, requires the least power of all the memory technologies evaluated. Ranking the other technologies from lowest to highest power dissipation results in the following order: CCD, NMOS static, I^2L dynamic, and NMOS dynamic. In light of the fact that the NMOS dynamic RAM is a 12 Vdc part and the I^2L RAM is a 5 Vdc part, the ranking appears reasonable. The worst case power dissipation values are also approximately the manufacturer's, or MIL-M-38510, specified maximum values.

TABLE 9-1. MEMORY DEVICE POWER DISSIPATION

	MAXIMUM P	MAXIMUM POWER DISSIPATION-AVERAGE	AVERAGE	MOTTER DOLL OF DESCRIPTION	IMITE
PAKI IYPE	T _A = 25°C	HI TEMP	LO TEMP	MORST CASE	CLIND
TMS4050	631	475	827	1024	Мп
AM9140	Š			DAG SE	1
CHIP ENABLE PWR DOWN	2/6	911	27.5	280	
M35501			1 (69 °) 97(0) 97 (62) 97 (79)	DO THE RESERVE TO THE	
QUIESCENT (10V)	9.6	1.6	0.5	2.1	Mar
DYNAMIC (10V)	⊘ 99	•	2. 06	10	
QUIESCENT (5V)	90.0	9.0	0.05	0.4	1
DYNAMIC (5V)	N8 ⊕	ı	r e	zaw on ofs	3. 1. 3. 1. 3. 1.
93481	431	421	431	252	1
CC0450	·	ç		PHOSE Fair 2 11 Site sis s	1 () () () () () () () () () (
DYNAMIC	176	ε,	5 7	f a bro	1

NOTES: A POWER DISSIPATION IS ESTIMATED FROM MANUFACTURER CATALOG SPECIFICATIONS WITH C_L = 30 pF AND $t_{\rm Cyc}$ = 400 nS. A POWER DISSIPATION IS ESTIMATED FROM MANUFACTURER CATALOG SPECIFICATIONS WITH C_L = 50 pF AND $t_{\rm Cyc}$ = 1 μ S.

9.2 NOISE MARGINS

Results of the noise margin calculations are shown in Table 9-2. The static RAM typical noise margin figures were computed as the difference between the average measured values of threshold voltages and output voltages. $V_{\rm NL}$ is the difference between $V_{\rm THO}$ and $V_{\rm OL}$, and $V_{\rm NH}$ is the difference between V_{OH} and V_{TH1} . Worst case values of static RAM noise margins were computed using the mean +3 sigma values yielding the minimum noise margin. The same general technique was used for calculating dynamic RAM noise margins. However, V_{OH} and V_{OI} values were not measured and the manufacturer's specified maximum/minimum values of V_{OH} and V_{OI} were used in the calculations. As a result, the calculated TMS4050 and 93481 worst case noise margins are highly pessimistic. The low value of noise margin (0.06 volts) for the CMOS/SOS memory is also pessimistic, and is attributed to the apparent large variation (sigma ≈ 0.44 volt) in the n-channel threshold voltage. However, examination of the n-channel threshold voltage distribution showed that most values were greater than one volt. Since noise margins are verified implicitly by performing functional tests with maximum/minimum input level logic states, additional threshold voltage tests are not required.

TABLE 9-2. TYPICAL AND WORST CASE NOISE MARGINS

	MANUFAC	MANUFACTURER'S		TYF	TYPICAL NOISE MARGIN	SE MARGI	z	uđi	WORST	WORST CASE	
PART TYPE	TEST L	TEST LIMITS	TA = 25°C	2,95	HI	HI TEMP	07	LO TEMP	NOISE	MARGIN	UNITS
	N N	VNH	NF ^	NN NH	N N	HN ^V	, VNL	HN/	N N	NH	f 0.5
TMS4050	0.200	0.200	0.200 0.575	0.647	0.530	0.758	0.590	0.714	0.000	0.128	Vdc
AM9140	0.400	0.200	1.309	1,255	1.150	1.236	1.336	1,162	0.811	0.625	Vdc
MWS5501 (10V)	2.000	2.000	2,681	4.119	2.544	4.080	2.818	5.422	2.096	3.139	Vdc
MWS5501 (5V)	1.000	1.000	1.000 1.265	2.083	1.250	2.127	1.654	2.092	0.062	1,792	Vdc
93481	0.300	0.300	0.646	0.521	0.518	0.729	0.799	0.300	0.307	00000	Vdc

NOTES:

1. $v_{NL} = LOW LEVEL NOISE MARGIN$ $v_{NH} = HIGH LEVEL NOISE MARGIN$

9.3 DC PARAMETER TESTS

The selected dc parameter tests represent the minimum set of tests that can be performed to ensure that dc parameters are within specified limits at all operating conditions. Additional tests at other voltage and current conditions are unnecessary because the selected voltage/current conditions produce the worst case value of the parameter under test. The selected sequence of performing dc tests is also believed to be optimum since temperature sensitive parameters are measured prior to performing high power dissipating measurements. Thus, test time is not wasted waiting for the device to reach thermal equilibrium after a high power measurement.

In general, the test results showed that the distribution of most parameter values were within the manufacturer's limits, and tightened limits could be incorporated in MIL-M-38510 specifications. Only one instance was noted where all parts exceeded a particular parameter limit. This was the TMS4050 $I_{\mbox{\scriptsize DD}}(\mbox{\scriptsize CEL})$ parameter, and it is recommended that the MIL-M-38510/235 specification be revised to reflect the results of this characterization study.

9.4 FUNCTIONAL TEST EFFECTIVENESS

The functional test data was analyzed to determine the relative effectiveness of N^2 , $N^{3/2}$ and N type patterns. Two criteria were used to judge the effectiveness of each pattern: a) the ability of the pattern to detect memory defects, and b) the ability of the pattern to produce a worst case timing parameter measurement. A pattern that meets both criteria is considered to be the most effective pattern. Table 9-3 provides a summary of the percentage of functional test failures detected by each pattern. Also shown are the percentage of timing parameter test failures detected by each pattern. With one exception, the percentage of failures detected by N type patterns was equivalent to the percentage detected by N^2 , and $N^{3/2}$ patterns. This would suggest that N type patterns are just as effective as N^2 patterns. Unfortunately the nature of the device defects is not known, and there may be other failure modes that would not be detected by the N type patterns. The MWS5501 and CDP1821 CMOS/SOS memory failures were only detected by a single N² pattern. Thus, the results of this study are not considered conclusive. High volume electrical test results containing both N^2 and N type pattern data should be examined prior to forming final conclusions.

Table 9-4 shows the pattern(s) that produced the worst case values of timing parameters. With the exception of the MWS5501 and CDP1821 CMOS/SOS RAMs, all patterns appeared to be equally effective in producing worst case values of timing parameters. The Walking pattern was clearly the most effective pattern for the MWS5501 and CDP1821 CMOS/SOS RAMs. All patterns were equally effective for the TMS4050 and 93481 dynamic RAMs, with less than 2 nS pattern-related variation in timing parameters. The Galwrt and Shifting Diagonal pattern were slightly less effective for the AM9140 than the other five patterns.

Discussions with the manufacturers concerning patterns used during their electrical testing revealed: a) both dynamic RAM manufacturers (TMS4050 and 93481) use N^2 , $N^{3/2}$, and N type patterns, b) the AM9140 manufacturer uses only $N^{3/2}$ and N type patterns, and c) the MWS5501 manufacturer uses only N^2 , and N type patterns. Thus, only one manufacturer is not performing N^2 type pattern tests on a 100% basis. The 93481 manufacturer is currently reviewing his data, and it appears that N^2 tests are not necessary.

TABLE 9-3. PATTERN EFFECTIVENESS SUMMARY

			PERCENT 0	PERCENT OF FAILED DEVICES DECTCTED BY PATTERN	DEVICES	DECTCTE	D BY PAT	TERN	
PART TYPE	TOTAL NUMBER		N ²	M.	2/EM		Z	35.6 U. 6	
on of	OF FAILED DEVICES	GALPAT	GALWRT	GALWRT WALKING ROWPAT	ROWPAT	MARCII	АЭВСОМР	SHIFTING DIAGONAL	
TMS4050 FUNCTIONAL	8	. 88	3/2	88	75	88	75	100	
TIMING	11	N/A	82	16	16	16	82	N/A	
93481 FUNCTIONAL	9	100	100	100	100	100	100	100	
TIMING	6	100	N/N	N/A	88	68	78	19	
AM9140 FUNCTIONAL	4	100	100	100	25	100	75	0	
TIMING	6	N/A	N/A	100	100	109	.100	100	
MWS5501 FULICT TONAL	6	0	0	100	0	0	0	0	
THING	3	0	0	1.9	0	33	0	0	
CDP1821 FUNCT IONAL	16.5 9.23 01 9 14.29	100	0	100	0	0	0	0	
TIMING		100	N/A	. 001	0	0	N/A	N/A	
The same of the sa	The second secon	-	The same of the same of the same of		-			-	The state of the s

TABLE 9-4. PATTERNS THAT RESULTED IN WORST CASE TIMING

		M	WORST CASE TIMING MEASURMENT	TIMING	MEASURM	ENT	
PART TYPE	,	N ²		N3/2		Z	
	GALPAT	GALWRT	WALKING	ROWPAT	MARCH	ADDCOMP	GALPAT GALWRT WALKING ROWPAT MARCH ADDCOMP SHIFTING
TMS4050	×	×	×	×	×	×	×
93481	×	×	×	×	×	×	×
AM9140	×		×	×	×	×	
MS5501			×				
CDP1821			×				

NOTE: MULTIPLE "X"S INDICATE THE PATTERNS ARE EQUALLY EFFECTIVE.

In summary, it appears that N^2 type tests are probably unnecessary for the 4K bit RAMs included in this characterization program. However, a Walking (N^2) pattern is necessary for the 1K bit CMOS/SOS RAM. The manufacturer of this part uses an N^2 pattern, but not the Walking pattern. The necessity for N^2 patterns to detect defects in other memory types can only be determined from comparative tests using several types of N^2 , $N^{3/2}$, and N patterns.

9.5 TIMING PARAMETERS

Analysis of the timing parameter data, as previously mentioned, showed little dependence on the pattern used during the measurements. The parameters were, however, dependent upon voltage and ambient temperature. Consequently, all timing parameter measurements were made at the voltage condition producing worst case timing values. Plots of the average values of access and refresh time as a function of temperature illustrated the temperature dependence of these critical timing parameters. Figure 9-1 is a plot of the TMS4050 parameters versus temperature, and shows that both are highly temperature dependent. The worst case condition for both parameters occurs at the upper temperature extemes, since refresh time is decreasing and access time is increasing. At 85°C, the average refresh time is 23 mS and the access time is 173 nS.

A similar plot is shown in Figure 9-2 for the 93481 dynamic RAM. The refresh time characteristic is similar to the TMS4050 dynamic RAM, but the access time curve indicates little variation with temperature.

Plots of access time versus temperature for the static RAMs (AM9140 and MWS5501) are shown in Figures 9-3 and 9-4. Both memory types exhibit temperature dependent access time parameter. The effects of operating voltage variations on MWS5501 access time is also clearly evident in Figure 9-4. Access time at the low voltage condition (4.75 Vdc) is approximately twice the high voltage (9.5 Vdc) access time.




FIGURE 9-1. TEXAS INSTRUMENTS TMS4050 AVERAGE ADDRESS ACCESS TIME AND AVERAGE REFRESH TIME VERSUS AMBIENT TEMPERATURE




FIGURE 9-2. FAIRCHILD 93481 AVERAGE COLUMN ADDRESS ACCESS TIME AND AVERAGE REFRESH TIME VERSUS AMBIENT TEMPERATURE




FIGURE 9-3. ADVANCED MICRO DEVICES AM9140 AVERAGE CHIP ENABLE ACCESS TIME VERSUS AMBIENT TEMPERATURE




FIGURE 9-4. RCA MWS5501 AVERAGE READ ACCESS TIME VERSUS AMBIENT TEMPERATURE

10.0 MEMORY CHARACTERIZATION PHILOSOPHY

The basic philosophy used for this memory characterization program was similar to the procedure developed in previous RADC memory characterization studies [7]. Briefly this procedure involved checking the memory for:
a) address uniqueness, b) bit independence, c) cell integrity, d) intercell disturbance, e) data retention and f) the ability of the memory to recover from various read/write sequences. This procedure is generally accepted and has been used for RAMs with memory capacities up to 4K bits. Test times using this procedure become prohibitive for memory sizes greater than 4K bits, since N² type pattern tests are required.

The results of this characterization program showed that, where pattern sensitivities are not present, N type pattern tests are generally as effective as N^2 type test. Little pattern related timing variations were noted, and, virtually all functional failures were detected with an N type pattern. Thus, N type patterns provide a high test confidence level for memories without major pattern sensitivities. However, N^2 patterns are apparently still required to detect certain anomalous conditions that were not anticipated during formulation of the functional test pattern set. Hopefully manufacturers have gained sufficient experience with pattern sensitivities in the smaller memories to avoid the problem in larger memories, and the absence of N^2 tests will not degrade the test confidence levels achieved with N and $N^{3/2}$ test patterns.

11.0 CONCLUSIONS AND RECOMMENDATIONS

LSI memories implemented with five different semiconductor technologies were electrically characterized as a function of temperature, voltage and pattern sensitivity. No new technology related characteristics were revealed that would limit the performance characteristics of these memories. The CMOS/SOS memory was the only device to exhibit a pattern sensitivity, but this is not believed to be related to the CMOS/SOS technology. Only the two static memory types (NMOS and CMOS) exhibited the capability for full military temperature range operation, and the 85°C performance of the CMOS/SOS memory was severely degraded (although still useful) at 125°C.

Studies of pattern effectiveness suggested that N type patterns could be used for electrical characterization. Except where N^2 pattern sensitivities are present, as was the case with the CMOS/SOS RAM, little difference was observed between the N^2 and N functional test results. Pattern related timing variations were also negligible. Although efforts were made to identify N or $N^{3/2}$ type patterns that would detect all types of defects, an N^2 pattern sensitivity was detected in the CMOS/SOS RAM. Without specific knowledge of the nature of the CMOS/SOS RAM deficiency, it is apparent that N^2 tests are necessary to detect these types of RAM deficiencies.

It is recommended that future electrical characterization studies include provisions for determining the nature of observed device deficiencies. Discussions with the manufacturer are helpful in some instances, but are usually not specific enough to aid in resolving pattern related problems.

(N. Marsh 120)

N-70-THE-THREE-HALVES-PONER

12.0 REFERENCES

- [1] J. Cocking, "RAM Test Patterns and Test Strategy," 1975 Semiconductor Test Symposium, October 1975.
- [2] C. Kuo, et al, "Sense Amplifier Design Is Key to 1-Transistor Cell in 4096-Bit RAM," Electronics, September 1973.
- [3] J. H. Kroeger, "Designing with Self Clocking, Adaptive 4K Static R/W Random Access Memories," Advanced Micro Devices Application Note, April 1976.
- [4] G. Panigrahi, et al, "Charge Coupled Memory Test Philosophy," 1975 Semiconductor Test Symposium, October 1975.
- [5] S. Firoz Husain, et al, "Military Specification for Semiconductor Memories," 1975 Semiconductor Test Symposium, October 1975.
- [6] R. J. Antinone, "Specifications for Microciuit Electrical Overstress Tolerance," RADC-TR-78-28, March 1978, A052814.
- [7] T. M. Ostrowski, "Characterization of Complex Microprocessor and Support Chips," RADC-TR-78-138, June 1978, A057079.

APPENDIX A

P/N TMS4050

4096 BIT DYNAMIC RANDOM ACCESS MEMORY

APPENDIX A

This appendix is included to supply various details of the Texas Instruments TMS4050. Figures A1 and A2 are the terminal layout and the functional block diagram of the device, respectively. The Figure A3 logic diagram, the Figure A4 die photograph, the Figure A5 transistor cell structure and the bit map shown in Figure A6 provide even greater layout and function detail. The timing requirements for the read, write, and read/modify/write cycles are provided in Figures A7, A8, and A9, respectively. Further electrical characteristics are shown in the Figure A10 and A11 photographs. Figure A10 is a curve tracer photograph of $I_{\rm DD}$ versus $V_{\rm DD}$ and Figure A11 shows several waveforms during an address access time cycle.

In addition, two tables have been included in this appendix to supplement the discussion of this device in the report. Table Al provides a list of the symbols and their definitions that are applicable to this device. Table A2 lists the algorithms used in this study of the TMS4050.




FIGURE A1. TERMINAL CONNECTION






FIGURE A2. FUNCTIONAL BLOCK DIAGRAM


FIGURE A3. LOGIC DIAGRAM



With !



a) CROSS SECTION



b) SCHEMATIC

FIGURE A5. SINGLE TRANSISTOR CELL STRUCTURE

ROW ADDRESS: $A_4A_5A_1A_0A_2A_3$ COLUMN ADDRESS: $A_{11}A_{10}A_9A_8A_7A_6$





FIGURE A6. BIT MAP




a) TIMING DIAGRAM

SYMBOL	PARAMETER	LIM	ITS MAX	UNITS
t _{c(rd)}	Read cycle time	470		nS
tw(CEH)	Pulse width, chip enable high	300	4000	1
tw(CEL)	Pulse width, chip enable low	130		
t _{r(CE)}	Chip-enable rise time		40	
t _{f(CE)}	Chip-enable fall time		40	
t _{su(ad)}	Address secup time	0		
t _{su(rd)}	Read setup time	0		96
th(ad)	Address hold time	150		
th(rd)	Read hold time	40		
ta(CE)	Access time from chip enable		280	
ta(ad)	Access time from addresses		300	+
t _{PLH}	Propagation delay time, low-to-high level output from chip enable	40		nS

b) TIMING TEST CONDITIONS

FIGURE A7. READ CYCLE TIMING DIAGRAM AND TEST CONDITIONS.




a) TIMING DIAGRAM

SYMBOL	PARAMETER	MIN	MAX	UNITS
t _{c(wr)}	Write cycle time	470		nS
tw(CEH)	Pulse width, chip enable high	300	4000	1
tw(CEL)	Pulse width, chip enable low	130	display	
tw(wr)	Write pulse width	200	3100	
t _{r(CE)}	Chip-enable rise time		40	
t _{f(CE)}	Chip-enable fall time		40	
t _{su(ad)}	Address setup time	0	1	
tsu(da-wr)	Data-to-write setup time	0	Hu-hi	
t _{su(wr)}	Write-pulse setup time	240		
td(CEH-wr)	Chip-enable-high-to-write delay time		40	
th(ad)	Address hold time	150		+
t _{h(da)}	Data hold time	40	1000	nS

b) TIMING TEST CONDITIONS

FIGURE A8. WRITE CYCLE TIMING DIAGRAM AND TEST CONDITIONS



REGION 1 — In region 1, data-out is valid until the I/O terminal is forced high or low by the data-in driver. A transition from low to high is persmissible but additional power to overcome the output buffer will be required. A transition from high to low is permitted without power

REGION 2 — In region 2 a single trunsition is permitted. It is NOT a true "Don't Care" region. If a low is to be written it must be valid by the end of region 2.

a) TIMING DIAGRAM

SYMBOL	PARAMETER		ITS	UNITS
STMBUL	FARRICIER	MIN	MAX	UNITS
t _{c(RMW)}	Read, modify write cycle time	730		nS
tw(CEH)	Pulse width, chip enable high	560	4000	1
tw(CEL)	Pulse width, chip enable low	130		
tw(wr)	Write pulse width	200		
t _{r(CE)}	Chip-enable rise time		40	
t _{f(CE)}	Chip-enable fall time		40	
td(wr-dal)	Write to data-in-low delay time		20	
t _{su(ad)}	Address setup time	0		
t _{su(daH)}	Data-in-high setup time	240		
t _{su(rd)}	Read-pulse setup time	0		
t _{su(wr)}	Write-pulse setup time	240	100	1
th(ad)	Address hold time	150		
th(rd)	Read hold time	300		+
t _{h(da)}	Data hold time	40		nS

b) TIMING TEST CONDITIONS

FIGURE A9. READ/MODIFY/WRITE CYCLE TIMING DIAGRAM AND TEST CONDITIONS





FIGURE A10. TYPICAL I_{DD} (AVG) CURRENT FROM V_{DD} SUPPLY



 $t_{A (ad)} \approx 160$ nS AT V_{DD} = 11.4 VOLTS, V_{BB} = -5.5 VOLTS

FIGURE All. TIMING WAVEFORMS FOR TYPICAL ADDRESS ACCESS TIME (ta (ad))

TABLE A1. SYMBOLS AND DEFINITIONS

SYMBOL	DEFINITION
V _{DD}	Supply voltage
V _{SS}	Common voltage node
V _{BB}	Supply voltage, substrate
CE	Chip enable
1/0	Input/Output
AO thru All or ad	Address input
R/W	Read or write input
IIL	Low level input current
I _{IH}	High level input current
I _{DD}	·Supply current from V _{DD} supply
IBB	Supply current from $V_{\mbox{\footnotesize BB}}$ supply
V _{OL}	Low level output voltage
VOH	High level output voltage
^t c	Cycle time
ta	Access time
V _{TH}	Threshold voltage
t _h	Hold time
t _w	Pulse width
CE-wr	CE high to write delay time
CE-da1	Chip enable to data low
da	data
rd	read
wr	write
RMW	Read/Modify/Write
t _{PLH}	Propagation delay time

TABLE A2. ALGORITHMS AND DESCRIPTIONS

ALGORITHM	DESCRIPTION
GALPAT	 A. Write a background pattern of "Os" throughout memory. B. Write a "l" (test bit) at the first location. C. Read location in sequence: read location 2, read test bit, read location 3, read test bit. Read in sequence until every location is read with test bit location. D. Move the test bit to second location and repeat the sequence in step C. E. Repeat the sequence until each cell is used as test bit location.
GALWRT	 A. Write a background pattern of "Os" throughout memory. B. Write a "1" into the background cell and read a "O" from the test bit cell. C. Repeat the sequence with the same test bit cell but the next background cell. Continue until entire memory is sequenced. D. Move test bit to next location and start sequence again E. Repeat sequence until each cell is used as test bit location.
WALKING	 A. Write a background pattern of "Os" throughout memory. B. Write a "l" at the first cell (test bit). C. Read the entire memory. D. Complement the "l" at the first cell and write a "l" into cell 2 (new test bit). E. Read the entire memory. F. Repeat the sequence until each cell is used as test bit location. G. Repeat steps B through F with a background pattern of "ls" throughout memory.
ROWPAT	 A. Write a background pattern of "Os" for the first row. B. Write a "1" at the first location (test bit). C. Read location in sequence: read location 2, read test bit, read location 3, read test bit. Read until all 64 locations in row is checked with the test bit. D. Move the test bit to second location and repeat the sequence in step C. E. Repeat the sequence until each cell in the first row is used as test bit location. F. Increment until all rows are completed. G. Repeat steps B through F with a background pattern of "1s" throughout memory.

TABLE A2. ALGORITHMS AND DESCRIPTIONS (CONT.)

	B. Incrementing from address 0 to address 4095, read a
	"O" and write a "l" into each cell.
	C. Incrementing from address 4095 to address 0, read an "1" and write an "0" into each cell.
	D. Repeat steps B and C with a background pattern of "1s" throughout memory.
SHIFTING DIAGONAL	A. Write a background of "Os" with a diagonal stripe of "îs".
	B. Read the pattern incrementing the address by one each time.
	C. Shift the stripe right one time.
	D. Read out the pattern incrementing the address by one each time.
	E. Repeat steps B through D until the stripe has been shifted 64 times and the pattern read out each time.
	F. Repeat steps B through E with a background of "1s" with a diagonal stripe of "0s".
ADDCOMP	A. Write an alternate pattern of "Os" and "Is" throughout memory.
	B. Verify each location by the address sequence: address address complement, address, address +1, etc.
	C. Read out data pattern from memory.
REFRESH	A. Write data (Alternating field of 1's and 0's) throughout memory.
	B. Pause for the maximum specified refresh time.
	C. Read out the pattern.
	D. Write the complement pattern throughout memory.
	E. Pause for the maximum specified refresh time.
	F. Read out the complement pattern.
	crosso humanomi

APPENDIX B
P/N AM9140

4096 BIT STATIC RANDOM ACCESS MEMORY

APPENDIX B

This appendix is included to supply various details of the Advanced Micro Devices AM9140. Figures B1 and B2 are the terminal layout and the functional block diagram of the device, respectively. The Figure B3 logic diagram, the Figure B4 die photograph, the Figure B5 cell schematic and topology, and the bit map shown in Figure B6 provide even greater layout and function detail. The timing requirements for the read, write, and read/modify/write cycles are provided in Figures B7, B8, and B9, respectively. Further electrical characteristics are shown in the Figure B10 and B11 photographs. Figure B10 is a curve tracer photograph of $I_{\rm CC}$ versus $V_{\rm CC}$ and Figure B11 shows several waveforms during a chip enable access time cycle.

In addition, two tables have been included in this appendix to supplement the discussion of this device in the report. Table B1 provides a list of the symbols and their definitions that are applicable to this device. Table B2 lists the algorithms used in this study of the AM9140.




FIGURE B1. TERMINAL CONNECTION




FIGURE B2. FUNCTIONAL BLOCK DIAGRAM

FIGURE 83. LOGIC DIAGRAM





FIGURE 34. DIE PHOTOGRAPH



a) TOPOLOGY




FIGURE B5. CELL TOPOLOGY AND SCHEMATIC





FIGURE B6. BIT MAP




a) TIMING DIAGRAM

SYMBOL	PARAMETER	LIMITS		UNITS
JINDOL	TANALIER	MIN	MAX	0117
t _{RC}	Read cycle time	630		nS
t _A	Access time (CE to output valid delay)		400	•
t _{EH}	Chip enable HIGH time	400		
tEL	Chip enable LOW time	210		
t _{CH}	Chip enable to chip select hold time	200		
t _{AH}	Chip enable to address hold time	200		
tcs	Chip select to CE setup time	-5		
t _{AS}	Address to chip enable setup time	С		1
t _{RS}	Read to chip enable setup time	0		
t _{RH}	Chip enable to read hold time	0		
t _{OH}	Chip enable to output OFF delay	0		
t _{CF}	OE or OO to output OFF delay		120	
tco	OE or 00 to output ON delay		550	1
tES	Output enable to CE low setup time	90		
DM	Data out to memory status delay	0		+
tp	Internal preset interval (Note 14)		tEL	nS

b) TIMING TEST CONDITIONS

FIGURE 87. READ CYCLE TIMING DIAGRAM AND TEST CONDITIONS




a) TIMING DIAGRAM

SYMBOL	PARAMETER	MIN	ITS MAX	UNITS
twc	Write cycle time	630		nS
t _A	Access time (CE to output ON delay)		400	1
t _{EH}	Chip enable HIGH time	400		
t _{EL}	Chip enable LOW time	210		
t _{AS}	Address to chip enable setup time	0		
t _{AH}	Chip enable to address hold time	200		
^t cs	Chip select to CE setup time	-5		
t _{CH}	Chip enable to chip select hold time	200		-
t _W	Write pulse width	200		
t _{DS}	Data input setup time	80		
^t DH	Data input hold time	0		
^t DM	Data out to memory status delay	0		
tp	Internal preset inverval		tEL	nS

b) TIMING TEST CONDITIONS

FIGURE B8. WRITE CYCLE TIMING DIAGRAM AND TEST CONDITIONS



a) TIMING DIAGRAM

SYMBOL	PARAMETER	HIN	ITS MAX	UNITS
t _{RM5/C}	R/M/W cyclé time	970		· nS
t _A	Access time (CE to output valid delay)		400	+
t _{EH}	Chip enable HIGH time	700		
t _{EL}	Chip enable LOW time .	250		
t _{CH}	Chip enable to chip select hold time	200		
^t AH	Chip enable to address hold time	200		
tcs	Chip select to CE setup time	-5		-
t _{AS}	Address to chip enable setup time	0		
t _{RS}	Read to chip enable setup time	0		
^t OH	Chip enable to cutput OFF delay	0		
^t DH	Data input hold time	0		
t _{os}	Data input setup time	80		
WY ³	Write pulse width	50C		-
tcr	OE or OD to output OFF delay		120	- 83
t _{CO}	Of or OD to output ON delay		220	
t _{DV}	Data valid after write delay	10		7
t _R	Read Mode hold time	t _A		
CDM	Data out to memory status delay	0		+
tp	Internal preset luverval		tEL	ns

b) TIMING TEST CONDITIONS

FIGURE 89. READ/MODIFY/WRITE CYCLE TIMING DIAGRAM AND TEST CONDITIONS




FIGURE B10. TYPICAL \mathbf{I}_{CC} CURRENT FROM \mathbf{V}_{CC} SUPPLY




FIGURE B11. TIMING WAVEFORMS FOR TYPICAL CHIP ENABLE ACCESS TIME (tA)

TABLE B1. SYMBOLS AND DEFINITIONS

SYMBOL	DEFINITION
V _{CC}	SUPPLY VOLTAGE
VSS	COMMON VOLTAGE NODE
CE	CHIP ENABLE INPUT
CS	CHIP SELECT INPUT
WE	WRITE ENABLE INPUT
OE	OUTPUT ENABLE
OD	OUTPUT DISABLE
DI	DATA INPUT
DO	DATA OUTPUT
MS	MEMORY STATUS OUTPUT
AO THRU A11	ADDRESS INPUT
IIH	HIGH LEVEL INPUT CURRENT
IOHZ	HIGH IMPEDANCE STATE, HIGH LEVEL OUTPUT CURRENT
I _{OLZ}	HIGH IMPEDANCE STATE, LOW LEVEL OUTPUT CURRENT
Icc	SUPPLY CURRENT FROM VCC SUPPLY
V _{OH}	HIGH LEVEL OUTPUT VOLTAGE
VOL	LOW LEVEL OUTPUT VOLTAGE
V _{IH}	HIGH LEVEL INPUT VOLTAGE
VIL	LOW LEVEL INPUT VOLTAGE
tRC	READ CYCLE TIME
t _A	ACCESS TIME (CE TO OUTPUT VALID DELAY)
t _{CF}	OE/OD TO OUTPUT OFF DELAY
tco	OE/OD TO OUTPUT ON DELAY
t _{DM}	DATA OUT TO MEMORY STATUS DELAY
tp	INTERNAL PRESET INTERVAL
twc	WRITE CYCLE
tww	WRITE PULSE WIDTH
t _{DS}	INPUT DATA SETUP TIME
t _{DH}	INPUT DATA HOLD TIME
t _{RMWC}	R/M/W CYCLE TIME
t _{DV}	DATA VALID AFTER WRITE DELAY
t _{EH}	CHIP ENABLE HIGH TIME
tEL	CHIP ENABLE LOW TIME

TABLE B2. ALGORITHMS AND DESCRIPTIONS

ALGORITHM	DESCRIPTION
GALPAT	 A. Write a background pattern of "Os" throughout memory. B. Write a "l" (test bit) at the first location. C. Read location in sequence: read location 2, read test bit, read location 3, read test bit. Read in sequence until every location is read with test bit location. D. Move the test bit to second location and repeat the sequence in step C. E. Repeat the sequence until each cell is used as test bit
	location.
GALWRT	 A. Write a background pattern of "Os" throughout memory. B. Write a "1" into the background cell and read a "O" from the test bit cell. C. Repeat the sequence with the same test bit cell but the next background cell. Continue until entire memory is sequenced. D. Move test bit to next location and start sequence again. E. Repeat sequence until each cell is used as test bit location.
WALKING	 A. Write a background pattern of "Os" throughout memory. B. Write a "1" at the first cell (test bit). C. Read the entire memory. D. Complement the "1" at the first cell and write a "1" into cell 2 (new test bit). E. Read the entire memory. F. Repeat the sequence until each cell is used as test
	bit location.G. Repeat steps B through F with a background pattern of "ls" throughout memory.
ROWPAT	 A. Write a background pattern of "Os" for the first row. B. Write a "1" at the first location (test bit). C. Read location in sequence: read location 2, read test bit, read location 3, read test bit. Read until all 64 locations in row is checked with the test bit.
	D. Move the test bit to second location and repeat the sequence in step C. E. Repeat the sequence until each cell in the first row is used as test bit location. F. Increment until all rows are completed. G. Repeat steps B through F with a background pattern of "ls" throughout memory.

TABLE B2. ALGORITHMS AND DESCRIPTIONS (CONT.)

MARCH	 Write a background pattern of "Os" throughout memory. Incrementing from address O to address 4095, read a "O" and write a "I" into each cell.
	C. Incrementing from address 4095 to address 0, read an "1" and write an "0" into each cell.
Solescon N. Print Solescon N.	D. Repeat steps B and C with a background pattern of "1s" throughout memory.
SHIFTING DIAGONAL	A. Write a background of "Os" with a diagonal stripe of "1s".
	B. Read the pattern incrementing the address by one each time.
	C. Shift the stripe right one time.
	D. Read out the pattern incrementing the address by one each time.
	E. Repeat steps B through D until the stripe has been shifted 64 times and the pattern read out each time.
	F. Repeat steps B through E with a background of "ls" with a diagonal stripe of "Os".
ADDCOMP	A. Write an alternate pattern of "Os" and "ls" throughout memory.
	B. Verify each location by the address sequence: address, address complement, address, address + 1, etc.
	C. Read out data pattern from memory.

APPENDIX C

P/N MWS5501

1024 BIT STATIC RANDOM ACCESS MEMORY

APPENDIX C

This appendix is included to supply various details of the RCA MWS5501. Figures C1 and C2 are the terminal layout and the functional block diagram of the device, respectively. The Figure C3 logic diagram, the Figure C4 die photograph, the Figure C5 cell structure and partial cross section, and the bit map shown in Figure C6 provide even greater layout and function detail. The timing requirements for the read, write, and read/modify/write cycles are provided in Figures C7, C8, and C9, respectively. Further electrical characteristics are shown in the Figure C10, C11 and C12 photographs. Figure C10 is a curve tracer photograph of $I_{\rm DD}$ versus $V_{\rm DD}$ and Figures C11 and C12 show several waveforms during a read access time cycle with different $V_{\rm DD}$ voltages.

In addition, two tables have been included in this appendix to supplement the discussion of this device in the report. Table C1 provides a list of the symbols and their definitions that are applicable to this device. Table C2 lists the algorithms used in this study of the MWS5501.




FIGURE C1. TERMINAL CONNECTION




FIGURE C2. FUNCTIONAL BLOCK DIAGRAM






FIGURE C3. LOGIC DIAGRAM





LEVEL	LEGEND
SOS epitaxy	
Channel oxide	
Polycrystalline silicon	XXXX
Phosphorus-doped glass	7777
Boron-doped glass	
Aluminum	maxes.


A) CROSS SECTION OF TRANSISTOR PAIR



B) CELL SCHEMATIC

FIGURE C5. CELL STRUCTURE AND PARTIAL CROSS SECTION


COLUMN ADDRESS



ROW ADDRESS A5 A9 A0 A2 A1 MSB LSB

COLUMN ADDRESS A3 A4 A6 A7 A8 MSB LSB

FIGURE C6. BIT MAP




a) TIMING DIAGRAM

SYMBOL			111			
	PARAMETER	V _{DD} = 4.75V		V _{DD} = 9.50V		UNITS
		MIN	MAX	MIN	MAX	
t _{RC}	Read cycle time	225		120		nS
^t RA	Read access time		225		120	1
tEN	Output enable time	60		40		
t _{WH}	Read/write hold time	70		40		
tws	Read/write setup time	60		40		+
tors	Output disable time		60		30	nS

b) TIMING TEST CONDITIONS

FIGURE C7. READ CYCLE TIMING DIAGRAM AND TEST CONDITIONS




a) TIMING DIAGRAM

SYI1BOL			LIMITS			
	PARAMETER	V _{DD} = 4.75V		V _{DD} = 9.50V		UNITS
		MIN	MAX	MIN	MAX	
twc	Write cycle time	225	- 1 Bu	120		nS
tw	Write pulse width	115		80		1
t _{WH}	Read/write hold time	70		40		
tws	Read/write setup time	60		40		
t _{DS}	Data setup time	45		30		+
t _{DH}	Data hold time	30		30		nS

b) TIMING TEST CONDITIONS

FIGURE C8. WRITE CYCLE TIMING DIAGRAM AND TEST CONDITIONS



a) TIMING DIAGRAM

SYMBOL	PARAMETER	LIMITS				
		$V_{DD} = 4.75V$		$V_{DD} = 9.50V$		UNITS
		MIN	MAX	MIN	MAX	
t _{MC}	R/M/W cycle time	400		210		nS
t _{RA}	Read access time	-	225		120	1
t _{RH}	Read hold time	225		120		
t _{EN}	Output enable time	60	Post Co.	40		
tw	Write pulse width	115	-	80		
tws	Read/write setup time	60	707 45	40		
^t DS	Data setup time	45		30		
^t DH	Data hold time	30		30		+
tDIS	Output disable time		60		30	nS

FIGURE C9. READ/MODIFY/WRITE CYCLE TIMING DIAGRAM AND TEST CONDITIONS




FIGURE C10. TYPICAL $I_{\mbox{\scriptsize DD}}$ CURRENT FROM $V_{\mbox{\scriptsize DD}}$ SUPPLY




FIGURE C11. TIMING WAVEFORMS FOR TYPICAL READ ACCESS TIME ($t_{\mbox{RA}}$)




FIGURE C12. TIMING WAVEFORMS FOR TYPICAL READ ACCESS TIME (t_{RA})

TABLE C1. SYMBOLS AND DEFINITIONS

SYMBOL	DEFINITION
V _{DD}	SUPPLY VOLTAGE
v _{ss}	COMMON VOLTAGE NODE
CS	CHIP SELECT
DI	DATA IN
00	DATA OUT
AO THRU A9	ADDRESS INPUT
R/W	READ OR WRITE INPUT
V _{IC(POS)}	INPUT CLAMP VOLTAGE, POSITIVE
V _{IC(NEG)}	INPUT CLAMP VOLTAGE, NEGATIVE
V _{OH}	HIGH LEVEL OUTPUT VOLTAGE
V _{OL}	LOW LEVEL OUTPUT VOLTAGE
IIH	HIGH LEVEL INPUT CURRENT
1 _{IL}	LOW LEVEL INPUT CURRENT
I _{DD}	SUPPLY CURRENT FROM VDD SUPPLY
V _{THN}	THRESHOLD VOLTAGE
V _{THP}	THRESHOLD VOLTAGE
t _{RC}	READ CYCLE TIME
t _{WC}	WRITE CYCLE TIME
t _{MC}	READ/MODIFY/WRITE CYCLE TIME
t _{RA}	READ ACCESS TIME
t _{EN}	OUTPUT ENABLE TIME
tois	OUTPUT DISABLE TIME
t	WRITE PULSE WIDTH
t _{DS}	INPUT DATA SETUP TIME
t _{DH}	INPUT DATA HOLD TIME

TABLE C2. ALGORITHMS AND DESCRIPTIONS

ALGORITHM	DESCRIPTION
GALPAT	 A. Write a background pattern of "Os" throughout memory. B. Write a "1" (test bit) at the first location. C. Read location in sequence: read location 2, read test bit, read location 3, read test bit. Read in sequence until every location is read with test bit location. D. Move the test bit to second location and repeat the sequence in step C. E. Repeat the sequence until each cell is used as test bit location. F. Repeat steps B through E with a background pattern of "ls" throughout memory.
GALWRT	 A. Write a background pattern of "Os" throughout memory. B. Write a "1" into the background cell and read a "O" from the test bit cell. C. Repeat the sequence with the same test bit cell but the next background cell. Continue until entire memory is sequenced. D. Move test bit to next location and start sequence again. E. Repeat sequence until each cell is used as test bit location. F. Repeat steps B through E with a background pattern of "ls" throughout memory.
WALKING	 A. Write a background pattern of "0s" throughout memory. B. Write a "1" at the first cell (test bit). C. Read the entire memory. D. Complement the "1" at the first cell and write a "1" into cell 2 (new test bit). E. Read the entire memory. F. Repeat the sequence until each cell is used as test bit location. G. Repeat steps B through F with a background pattern of "1s" throughout memory.
ROWPAT	 A. Write a background pattern of "Os" for the first row. B. Write a "1" at the first location (test bit). C. Read location in sequence: read location 2, read test bit, read location 3, read test bit. Read until all 32 locations in row is checked with the test bit. D. Move the test bit to second location and repeat the sequence in step C. E. Repeat the sequence until each cell in the first row is used as test bit location. F. Increment until all rows are completed. G. Repeat steps B through F with a background pattern of "1s" throughout memory.

TABLE C2. ALGORITHMS AND DESCRIPTIONS (CONT.)

MARCH

A. Write a background pattern of "Os" throughout memory.

	 B. Incrementing from address 0 to address 1023 read a "0" and write a "1" into each cell. C. Incrementing from address 1023 to address 0, read an "1" and write an "0" into each cell. D. Repeat steps B and C with a background pattern of "1s" throughout memory.
SHIFTING DIAGONAL	A. Write a background of "Os" with a diagonal stripe of "1s".
	B. Read the pattern incrementing the address by one each time.
	C. Shift the stripe right one time.
	D. Read out the pattern incrementing the address by one each time.
	E. Repeat steps B through D until the stripe has been shifted 32 times and the pattern read out each time.
	F. Repeat steps B through E with a background of "ls" with a diagonal stripe of "Os".
ADDCOMP	A. Write an alternate pattern of "Os" and "Is" throughout memory.
	B. Verify each location by the address sequence: address, address complement, address, address + 1, etc.
	C. Read out data pattern from memory.

APPENDIX D

P/N 93481

4096 BIT DYNAMIC RANDOM ACCESS MEMORY

APPENDIX D

This appendix is included to supply various details of the Fairchild 93431. Figures D1 and D2 are the terminal layout and the functional block diagram of the device, respectively. The Figure D3 die photograph, the Figure D4 transistor cell structure and the bit map shown in Figure D5 provide even greater layout and function detail. The timing requirements for the read, write, and read/modify/write cycles are provided in Figures D6, D7, and D8, respectively. Further electrical characteristics are shown in the Figure D9 and D10 photographs. Figure D9 is a curve tracer photograph of $I_{\rm CC}$ versus $V_{\rm CC}$ and Figure D10 shows several waveforms during a column address access time cycle.

In addition, two tables have been included in this appendix to supplement the discussion of this device in the report. Table D1 provides a list of the symbols and their definitions that are applicable to this device. Table D2 lists the algorithms used in this study of the 93481.



FIGURE D1. TERMINAL CONNECTION







FIGURE D2. FUNCTIONAL BLOCK DIAGRAM





A) CROSS SECTION



B) SCHEMATIC

FIGURE D4. MEMORY CELL STRUCTURE





FIGURE D5. BIT MAP




a) TIMING DIAGRAM

SYMBOL	PARAI4ETER	LIM	ITS	UNITS
STMBUL	· ANALETEN	MIN	MAX	UNITS
MULTIPLEX	1000 major establishmen			
t _{AS}	Row address setup time	0		nS
^t AH	Row address hold time	50		1
t _{TA}	AE active time	165		+
t _{TR}	AE recovery time	135		nS
t _{RC}	Read cycle time	300		nS -
t _{CAA}	Column address access time		100	1
^t CAH	Output valid time after column address	10	100	
t _{CSA}	Chip select access time		50	
tCSR	Chip select recovery time	20	2.5	+
t _{TH}	Output valid time after AE	5		nS

b) TIMING TEST CONDITIONS

FIGURE D6. READ CYCLE TIMING DIAGRAM AND TEST CONDITIONS




a) TIMING DIAGRAM

SYMBOL	PARAMETER	LIM	ITS MAX	UNITS
		MIN	MAX	
MULTIPLEX	DET WARAN		1089	
tas	Row address setup time	0	12.1.1	nS
t _{AH}	Row address hold time	50		• •
t _{TA}	AE active time	165		
t _{TR}	AE recovery time	135		nS
t _{WC}	Write cycle time	300		nS
tw	Write pulse width	40		1
t _{WSA}	Address setup time	30		
t _{WHA}	Address hold time	-5		
twscs	Chip select setup time	10		
twhcs	Chip select hold time	0		
twHT	AE hold time after WE	50		
t _{WSDE}	Data in setup time before end of WE	50		+
t _{WHD}	Data in hold time after WE	20		nS

b) TIMING TEST CONDITIONS

FIGURE D7. WRITE CYCLE TIMING DIAGRAM AND TEST CONDITIONS




a) TIMING DIAGRAM

	DADAMETED	LIM	ITS	UNITS
SYMBOL	PARAMETER	MIN	MAX	UNITS
MULTIPLEX				
tas	Row address setup time	0		nS
t _{AH}	Row address hold time	50		1
t _{TA}	AE active time	165		+
t _{TR}	AE recovery time	135		nS
t _{RMWC}	Read/modify/write cycle time	415		nS
t _{CAA}	Column address access time		100	1
t _{CSA}	Chip select access time		50	
tw	Write pulse width	40		
t _{WHT}	AE hold time after WE	60		
t _{WSDE}	Data in setup time before end of $\overline{\text{WE}}$	50		
t _{WHD}	Data in hold time after $\overline{\text{WE}}$	20		
tws	Output disable time after $\overline{\text{WE}}$	35		
twR	Output recovery time after WE	40		
t _{RC}	Row column address change time	20		
t _{MOD}	Data modify time	0		+
t/REF	Refresh time		2	nS

b) TIMING TEST CONDITIONS

FIGURE D8. READ/MODIFY/WRITE TIMING DIAGRAM AND TEST CONDITIONS



 $V_{\rm CC}$ - 1.0 VOLT/DIV. $I_{\rm CC} \approx$ 70 mA AT $V_{\rm CC}$ = 5V

FIGURE D9. TYPICAL I_{CC} CURRENT FROM V_{CC} SUPPLY




FIGURE D10. TIMING WAVEFORMS FOR COLUMN ADDRESS ACCESS TIME ($t_{\mbox{CAA}}$)

TABLE D1. SYMBOLS AND DEFINITIONS

SYMBOLS	DEFINITIONS
V _{CC}	SUPPLY VOLTAGE
GND	GROUND
Ao THRU A6	ADDRESS INPUT
<u>cs</u>	CHIP SELECT INPUT
LE	LATCH ENABLE INPUT
AE - The Assessment	ADDRESS ENABLE INPUT
WE was a second	WRITE ENABLE INPUT
DIN	DATA INPUT
D _{OUT}	DATA OUTPUT
v _{он}	HIGH LEVEL OUTPUT VOLTAGE
V _{OL}	LOW LEVEL OUTPUT VOLTAGE
VIC(NEG)	INPUT CLAMP VOLTAGE
V _{TH1}	THRESHOLD VOLTAGE
V _{THO}	THRESHOLD VOLTAGE
I _{IH}	HIGH LEVEL INPUT CURRENT
IIL	LOW LEVEL INPUT CURRENT
1 _{OHZ}	HIGH IMPEDANCE STATE, HIGH LEVEL OUTPUT CURRENT
I _{OLZ}	HIGH IMPEDANCE STATE, LOW LEVEL OUTPUT CURRENT
1 _{CC}	SUPPLY CURRENT FROM VCC SUPPLY
t _{CAA}	COLUMN ADDRESS ACCESS TIME
t _W	WRITE PULSE WIDTH
t _{AS}	ROW ADDRESS SET UP TIME
t _{AH}	ROW ADDRESS HOLD TIME
twsde	DATA-IN SET UP TIME
twHD	DATA-IN HOLD TIME
t _{REF}	REFRESH TIME

TABLE D2. ALGORITHMS AND DESCRIPTIONS

ALGORITHM	DESCRIPTION
GALPAT	 A. Write a background pattern of "Os" throughout memory. B. Write a "1" (test bit) at the first location. C. Read location in sequence: read location 2, read test bit, read location 3, read test bit. Read in sequence until every location is read with test bit location.
	 D. Move the test bit to second location and repeat the sequence in step C. E. Repeat the sequence until each cell is used as test bit
	<pre>location. F. Repeat steps B through E with a background pattern of "ls" throughout memory.</pre>
GALWRT	 A. Write a background pattern of "Os" throughout memory. B. Write a "1" into the background cell and read a "O" from the test bit cell.
	C. Repeat the sequence with the same test bit cell but the next background cell. Continue until entire memory is sequenced.
	D. Move test bit to next location and start sequence again. E. Repeat sequence until each cell is used as test bit location.
	F. Repeat steps B through E with a background pattern of "1s" throughout memory.
WALKING	A. Write a background pattern of "Os" throughout memory.B. Write a "1" at the first cell (test bit).C. Read the entire memory.
	D. Complement the "1" at the first cell and write a "1" into cell 2 (new test bit).E. Read the entire memory.
	F. Repeat the sequence until each cell is used as test bit location.G. Repeat steps B through F with a background pattern of
ROWPAT	"ls" throughout memory.
KUWPAI	 A. Write a background pattern of "Os" for the first row. B. Write a "1" at the first location (test bit). C. Read location in sequence: read location 2, read test bit, read location 3, read test bit. Read until all 128 locations in row is checked with the test bit.
	D. Move the test bit to second location and repeat the sequence in step C.E. Repeat the sequence until each cell in the first row is used as test bit location.
	F. Increment until all rows are completed. G. Repeat steps B through F with a background pattern of "ls" throughout memory.

TABLE D2. ALGORITHMS AND DESCRIPTIONS (CONT.)

MARCH	. Write a background pattern of "0s" throughout memory Incrementing from address 0 to address 4095, read a "0" and write a "1" into each cell Incrementing from address 4095 to address 0, read a "1" and write an "0" into each cell Repeat steps B and C with a background pattern of "1s" throughout memory.
SHIFTING DIAGONAL	. Write a background of "Os" with a diagonal stripe of "Is" Read the pattern incrementing the address by one each time.
	 Shift the stripe right one time. Read out the pattern incrementing the address by one each time. Repeat steps B through D until the stripe has been
	shifted 128 times and the pattern read out each time. Repeat steps B through E with a background of "ls" with a diagonal stripe of "Os".
ADDCOMP	. Write an alternate pattern of "Os" and "Is" throughout memory.
	 Verify each location by the address sequence: address, address complement, address, address + 1, etc. Read out data pattern from memory.
REFRESH	 Write data (Alternating field of 1's and 0's) throughou memory. Pause for the maximum specified refresh time. Read out the pattern. Write the complement pattern throughout memory. Pause for the maximum specified refresh time.
	. Read out the complement pattern.

APPENDIX E

P/N CCD450

9216 BIT DYNAMIC SHIFT REGISTER MEMORY

APPENDIX E

This appendix is included to supply various details of the Fairchild CCD450. Figures E1 and E2 are the terminal layout and the functional block diagram of the device, respectively. The Figure E3 die photograph and the bit map shown in Figure E4 provide even greater layout and function detail. The timing requirements for the read, write, and read/modify/write cycles are provided in Figures E5, E6, and E7, respectively. Further electrical characteristics are shown in the Figure E8 photograph of several waveforms during a read access time cycle.

In addition, two tables have been included in this appendix to supplement the discussion of this device in the report. Table E1 provides a list of the symbols and their definitions that are applicable to this device. Table E2 lists the algorithms used in this study of the CCD450.




FIGURE E1. TERMINAL CONNECTION





FIGURE E2. FUNCTIONAL BLOCK DIAGRAM








FIGURE E4. BIT MAP






a) TIMING DIAGRAM

		CCI	0450	
SYMBOL	PARAMETER	MIN	MAX	UNITS
t _{Ø1RWC}	φ Clock HIGH Time in the Raad, Write & Recirculate Modes	200	500	nS
t _{\$\phi 2\$}	φ 2 Clock HIGH	100	500	0 0 0
tul tull	Underlap 1 Underlap 2	20 20	200 9480	
t _{RA}	Read Access		180	
t _{RP}	Read Persistence Time		0	
tri	φ Rise Time	50	60	
t _{r2}	φ ₂ Rise Time	50		
^t f	Φ ₁ & Φ ₂ Fall Time	50		nS
f	Clock Rate	0.1	1.0	MHz

b) TIMING TEST CONDITIONS

FIGURE E5. READ CYCLE TIMING DIAGRAM AND TEST CONDITIONS




a) TIMING DIAGRAM

		CCI	450	
SYMBOL	PARAMETER	MIN	MAX	UNITS
t _{Ø1RWC}	φ ₁ Clock HIGH Time in the Read, Write and Recirculate Modes	200	500	ns
t _{φ2}	Φ ₂ Clock HIGH	100	500	
tul tull	Underlap 1 Underlap 2	20 20	200 9480	
t _{SW}	Write Set-up	100	Control of the contro	
t _{HW}	Write Hold	0		
SWDE	Write Mode Data Enable Set-Up	100		
HWDE	Write Mode Data Enable Hold	0		
t SWD	Write Data Set-Up	50		
t _{HWD}	Write Data Hold	0		
t _{rl}	ϕ_1 Rise Time	50	60	
t _{r2}	φ ₂ Rise Time	50		
t _f	φ ₁ & φ ₂ Fall Time	50		nS
f	Clock Rate	0.1	1.0	MHz

b) TIMING TEST CONDITIONS

FIGURE EG. WRITE CYCLE TIMING DIAGRAM AND TEST CONDITIONS




a) TIMING DIAGRAM

		cc	D450	
SYMBOL	PARAMETER	MIN	MAX	UNITS
t _{ø1 RMW}	of Clock HIGH Time in the Read/Modify/Write Mode	350	500	nS
t _{\$\phi 2\$}	♦ 2 Clock HIGH	100	500	
t tull	Underlap 1	20	200	
tul tul2	Underlap 2	20	9480	
t _{RMW}	Read Enable High Time in Read/Modify/Write Mode	50		
^t RA	Read Access		180	
t _{RP}	Read Persistence Time		0	1 m
t _{SW}	Write Set-up	100		
t _{HW}	Write Hold	0		
SWDE	Write Mode Data Enable Set-up	50	No. of State	
t _{HWDE}	Write Mode Data Enable Hold	0		
t _{SWD}	Write Data Set-Up	50	00 5100 6	
t _{HWD}	Write Data Hold	0		
t _{rl}	Φ ₁ Rise Time	50	60	
t _{r2}	φ ₂ Rise Time	50		
t _f	$\phi_1 \delta \phi_2$ Fall Time	50	25	nS
f	Clock Rate	0.1	1.0	MHz

b) TIMING TEST CONDITIONS

FIGURE E7. READ/MODIFY/WRITE TIMING DIAGRAM AND TEST CONDITIONS



 $t_{RA} \approx$ 120 NS AT V_{CC} = 12.0 VOLTS, V_{BB} = -3.0 VOLTS, V_{CC} = 5.0 VOLTS

FIGURE E8. TIMING WAVEFORMS FOR TYPICAL READ ACCESS TIME (t_{RA})

TABLE E1. SYMBOLS AND DEFINITIONS

SYMBOL	DEFINITION
v _{DD}	SUPPLY VOLTAGE
V _{CC}	SUPPLY VOLTAGE
V _{BB}	SUBSTRATE VOLTAGE
V _{SS}	COMMON NODE VOLTAGE
1/0	INPUT/OUTPUT
•1	CLOCK 1
•2	CLOCK 2
DE	DATA ENABLE
WE	WRITE ENABLE
RE	READ ENABLE
v _{OH}	HIGH LEVEL OUTPUT VOLTAGE
VOL	LOW LEVEL OUTPUT VOLTAGE
IIH	HIGH LEVEL INPUT CURRENT
I _{DD}	SUPPLY CURRENT FROM VDD SUPPLY
Icc	SUPPLY CURRENT FROM VCC SUPPLY
I _{BB}	SUPPLY CURRENT FROM VBB SUPPLY
v _{TH1}	INPUT THRESHOLD VOLTAGE
v _{THO}	INPUT THRESHOLD VOLTAGE
^t RA	READ ACCESS TIME
$t_{\phi 2}$	CLOCK 2 HIGH TIME
^t sw	WRITE SETUP TIME
t _{SWD}	WRITE DATA SETUP TIME

TABLE E2. ALGORITHMS AND DESCRIPTIONS

ALGORITHM		DESCRIPTION
SCAN1	Α.	Write a pattern of 'ls' through- out memory.
	В.	Read 'ls' from each memory location.
SCANO	Α.	Write a pattern of 'Os' through- out memory.
	В.	Read 'Os' from each memory location.
SHIFT REGISTER WALK (SRWALK)	Α.	Write a pattern of 'ls' throughout memory.
	В.	Write a '0' into Shift Register (SR)
	С.	Read, shift data 1024 times and read.
	D.	Rewrite a 'l' into starting location.
	E.	Repeat sequence until each cell is used as test bit location.
	F.	Repeat sequence until all 9 shift registers have been tested.
	G.	Repeat steps B through F with pattern of 'Os' throughout memory.
ALTWOR	Α.	Write a pattern sequence as follows into memory:
		00110011
		for all 9 shift registers.
	В.	Read pattern from memory.
	c.	Repeat steps A - B with complement pattern.
CHECKERBOARD1 (CBOARD1)	Α.	Write an alternate pattern of 'ls' and 'Os' in ascending bit locations of each shift register. Start with 'l' in address O.

TABLE E2. ALGORITHMS AND DESCRIPTIONS (CONT.)

CHECKERBOARD1 (CBOARD1) CONTINUED

CHECKERBOARD2 (CBOARD2)

- B. Read pattern from memory.
- C. Repeat steps A B by starting with 'O' in address O.
- A. Write an alternate pattern of 'ls' and 'Os' in SRl starting with 'O' in address O.
- B. Write an alternate pattern of 'ls' and 'Os' in SR2 starting with 'l' in address 1.
- C. SR3, 5, 7, 9 has identical data as SR1.
- D. SR4, 6, 8 has identical data as SR2.
- E. Read pattern from memory.
- F. Repeat steps A E with data complemented.

APPENDIX F

MEMORY TYPES HISTOGRAMS AND SHMOOS


TABLE OF CONTENTS

SECTION			PAGE
F1.0	INTRODUCTION		.F3
FIGURE	TMS4050		
F1 F2 F3 F4 F5	TMS4050 HISTOGRAMS OF SUPPLY CURRENT FROM THE V _{DD} SUPPLY TMS4050 HISTOGRAMS OF SUPPLY CURRENT FROM V _{BB} SUPPLY TMS4050 HISTOGRAMS OF ADDRESS ACCESS TIME - MARCHING PATTERN . TMS4050 HISTOGRAMS OF REFRESH TIME - CHECKERBOARD PATTERN TMS4050 SHM00S FOR ADDRESS ACCESS TIME - MARCHING PATTERN TMS4050 SHM00 FOR REFRESH TIME - CHECKERBOARD PATTERN		F4 F5 F6 F7 F8 F9
	<u>AM9140</u>		
F7 F8	AM9140 HISTOGRAMS OF CHIP ENABLE ACCESS TIME - ROWPAT PATTERN AM9140 SHMOOS FOR CHIP ENABLE ACCESS TIME - ROWPAT PATTERN		
	MWS5501		
F9 F10 F11 F12 F13 F14	MWS5501 HISTOGRAMS OF SUPPLY CURRENT WITH VDD = 10.5 VOLTS . MWS5501 HISTOGRAMS OF SUPPLY CURRENT WITH VDD = 5.25 VOLTS . MWS5501 HISTOGRAMS OF ADDRESS ACCESS TIME - WALKING PATTERN . MWS5501 HISTOGRAM OF WRITE PULSE WIDTH - WALKING PATTERN MWS5501 SHMOOS FOR ADDRESS ACCESS TIME - WALKING PATTERN MWS5501 SHMOO FOR WRITE PULSE WIDTH - WALKING PATTERN	:	F12 F13 F14 F15 F16 F17
	CDP1821		
F15 F16 F17 F18 F19	CDP1821 HISTOGRAMS OF SUPPLY CURRENT WITH VDD = 10.5 VOLTS . CDP1821 HISTOGRAMS OF SUPPLY CURRENT WITH VDD = 5.25 VOLTS . CDP1821 HISTOGRAMS OF WRITE PULSE WIDTH - WALKING PATTERN CDP1821 HISTOGRAMS OF ADDRESS ACCESS TIME - WALKING PATTERN . CDP1821 SHMOOS FOR ADDRESS ACCESS TIME - WALKING AND MARCHING PATTERNS		F18 F19 F20 F21
	93481		
F20 F21	93481 HISTOGRAMS OF SUPPLY CURRENT		F23 F24
F22 F23 F24	93481 HISTOGRAMS OF REFRESH TIME - CHECKERBOARD PATTERN 93481 SHMOOS FOR COLUMN ADDRESS ACCESS TIME - ROWPAT PATTERN . 93481 SHMOO FOR REFRESH TIME - CHECKERBOARD PATTERN	:	F25 F26 F27
	CCD450		
F25	CCD450 SHMOOS FOR READ ACCESS TIME - CHECKERBOARD PATTERN		F28


1.0 INTRODUCTION

This section contains the part types histograms and shmoos at the various test temperatures. The histogram is a graphical presentation of the frequency distribution of 100% of a parameter test data. The shmoo is a plot of the device pass and fail data as a function of two parameters, e.g., supply voltage and access time. A typical example of a histogram and shmoo is illustrated below.

SAMPLE HISTOGRAM



SAMPLE SHMOO






FIGURE F1. TMS4050 HISTOGRAMS OF SUPPLY CURRENT FROM THE ${
m V}_{
m DD}$ SUPPLY




FIGURE F2. TMS4050 HISTOGRAMS OF SUPPLY CURRENT FROM VBB SUPPLY

SERVICE THE SERVICE ASSESSMENT THAT THE






FIGURE F3. TMS4050 HISTOGRAMS OF ADDRESS ACCESS TIME - MARCHING PATTERN

THIS PACE IS BAST QUALITY PRACTICALLY FROM COPY PASSISHED TO DEC





SHOW COPY FURNISHED TO UNG FIGURE F4. TMS4050 HISTOGRAMS OF REFRESH TIME - CHECKERBOARD PATTERN




FIGURE F5. TMS4050 SHMOOS FOR ADDRESS ACCESS TIME - MARCHING PATTERN THIS PAGE IS BEST QUALITY PRAGRICATES PROM COPY PROBESTED TO DOC




FIGURE F6. TMS4050 SHMOO FOR REFRESH TIME - CHECKERBOARD PATTERN






FIGURE F7. AM9140 HISTOGRAMS OF CHIP ENABLE ACCESS TIME - ROWPAT PATTERN




FIGURE F8. AM9140 SHMOOS FOR CHIP ENABLE ACCESS TIME - ROWPAT PATTERN

DECN COLL DECL STALLLY FARMENT PARTICULAR FOR




FIGURE F9. MWS5501 HISTOGRAMS OF SUPPLY CURRENT WITH V_{DD} = 10.5 VOLTS




FIGURE F10. MWS5501 HISTOGRAMS OF SUPPLY CURRENT WITH $V_{DD} \approx 5.25$ VOLTS




FIGURE F11. MWS5501 HISTOGRAMS OF ADDRESS ACCESS TIME - WALKING PATTERN




FIGURE F12. MWS5501 HISTOGRAM OF WRITE PULSE WIDTH - WALKING PATTERN






FIGURE F13. MWS5501 SHMOOS FOR ADDRESS ACCESS TIME - WALKING PATTERN




FIGURE F14. MWS5501 SHMOO FOR WRITE PULSE WIDTH - WALKING PATTERN






FIGURE F15. CDP1821 HISTOGRAMS OF SUPPLY CURRENT WITH V_{DD} = 10.5 VOLTS



CHON CORY PURESTRAN TO THE FIGURE F16. CDP1821 HISTOGRAMS OF SUPPLY CURRENT WITH $V_{
m DD}$ = 5.25 VOLTS









FIGURE F17. CDP1821 HISTOGRAMS OF WRITE PULSE WIDTH - WALKING PATTERN

THIS PAGE IS BEST QUALITY PRACTICABLE FROM COPY PURELSHIED TO DUC





PROM BORY PHABISHED DO LES FIGURE F18. CDP1821 HISTOGRAMS OF ADDRESS ACCESS TIME - WALKING PATTERN






FIGURE F19. CDP1821 SHMOOS FOR ADDRESS ACCESS TIME - WALKING AND MARCHING PATTERNS

THIS PAGE IS BUST QUALITY PRACTICALLY FROM CORY FOR BISHED TO DDC




FIGURE F20. 93481 HISTOGRAMS OF SUPPLY CURRENT

FROM COPY PRINCIPLE NO LEGG.





FIGURE F21. 93481 HISTOGRAMS OF COLUMN ADDRESS ACCESS TIME - ROWPAT PATTERN








FIGURE F22. 93481 HISTOGRAMS OF REFRESH TIME - CHECKERBOARD PATTERN




FIGURE F23. 93481 SHMOOS FOR COLUMN ADDRESS ACCESS TIME - ROWPAT PATTERN





FIGURE F24. 93481 SHMOO FOR REFRESH TIME - CHECKERBOARD PATTERN

14 00 15 00 16 00 17 00 18 00 19 00 19 00 10






FIGURE F25. CCD450 SHMOOS FOR READ ACCESS TIME - CHECKERBOARD PATTERN

g g generationes controles controles

MISSION of Rome Air Development Center

RADC plans and executes research, development, test and selected acquisition programs in support of Command, Control Communications and Intelligence (C³I) activities. Technical and engineering support within areas of technical competence is provided to ESD Program Offices (POs) and other ESD elements. The principal technical mission areas are communications, electromagnetic guidance and control, surveillance of ground and aerospace objects, intelligence data collection and handling, information system technology, ionospheric propagation, solid state sciences, microwave physics and electronic reliability, maintainability and compatibility.

properties content of the state of the state